參數(shù)資料
型號(hào)： ISP1561BM,557
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
封裝： 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128
文件頁(yè)數(shù)： 85/103頁(yè)
文件大?。?/td> 457K
代理商： ISP1561BM,557
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
82 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
[1]
These elds read logic 0, if the Port Power (PP) (bit 12 in register PORTSC 1,2,3,4) is logic 0.
6
FPR
Force Port Resume: Logic 1 means resume detected or driven on the port.
Logic 0 means no resume (K-state) detected or driven on the port. Default =
0. Software sets this bit to drive the resume signaling. The Host Controller
sets this bit if a J-to-K transition is detected while the port is in the suspend
state. When this bit changes to logic 1 because a J-to-K transition is
detected, the PCD (Port Change Detect) bit in the USBSTS register is also
set to logic 1. If software sets this bit to logic 1, the Host Controller must not
set the PCD (Port Change Detect) bit. When the EHCI controller owns the
port, the resume sequence follows the sequence specied in Ref. 8
“Universal Serial Bus Specication”. The resume signaling (full-speed ‘K’) is
driven on the port as long as this bit remains set. Software must time the
resume and clear this bit after the correct amount of time has elapsed.
Clearing this bit causes the port to return to high-speed mode, forcing the
bus below the port into a high-speed idle. This bit will remain at logic 1, until
the port has switched to the high-speed idle. The Host Controller must
complete this transition within 2 ms of software clearing this bit.[1]
5
OCC
Overcurrent Change: Default = 0. This bit is set to logic 1 when there is a
change in overcurrent active. Software clears this bit by setting this bit to
logic 1.
4
OCA
Overcurrent Active: Default = 0. If set to logic 1, this port has an
overcurrent condition. If set to logic 0, this port does not have an overcurrent
condition. This bit will automatically change from logic 1 to logic 0 when the
overcurrent condition is removed.
3
PEDC
Port Enable/Disable Change: Logic 1 means the port enabled/disabled
status has changed. Logic 0 means no change. Default = 0. For the root
hub, this bit gets set only when a port is disabled because of appropriate
conditions existing at the EOF2 point. For denition of port error, refer to
Chapter 11 of Ref. 8 “Universal Serial Bus Specication”. Software clears
this bit by setting it.[1]
2
PED
Port Enabled/Disabled: Logic 1 means enable. Logic 0 means disable.
Default = 0. Ports can only be enabled by the Host Controller as a part of the
reset and enable sequence. Software cannot enable a port by writing logic 1
to this eld. The Host Controller will only set this bit when the reset
sequence determines that the attached device is a high-speed device. Ports
can be disabled by either a fault condition or by host software. The bit status
does not change until the port state has actually changed. There may be a
delay in disabling or enabling a port because of other Host Controller and
bus events. When the port is disabled, downstream propagation of data is
blocked on this port, except for reset.[1]
1
ECSC
Connect Status Change: Logic 1 means change in ECCS (Current
Connect Status). Logic 0 means no change. Default = 0. This bit indicates a
change has occurred in the port’s ECCS (Current Connect Status). The
Host Controller sets this bit for all changes to the port device connect status,
even if system software has not cleared an existing connect status change.
For example, the insertion status changes twice before system software has
cleared the changed condition, hub hardware will be “setting” an already-set
bit, that is, the bit will remain set. Software clears this bit setting it.[1]
0
ECCS
Current Connect Status: Logic 1 indicates a device is present on port.
Logic 0 indicates no device is present. Default = 0. This value reects the
current state of the port and may not correspond directly to the event that
caused the ECSC (Connect Status Change) bit to be set.[1]
Table 119. PORTSC 1, 2, 3, 4 register: bit description …continued
Bit
Symbol
Description
相關(guān)PDF資料
PDF描述
ISP1563BM UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1563BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1564ET,551 PCI BUS CONTROLLER, PBGA100
ISP1582BS,557 UNIVERSAL SERIAL BUS CONTROLLER, PQCC56
ISP1583ET1,118 UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1561BMGA 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱(chēng):Q6396337A
ISP1561BMGE 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱(chēng):Q6396337A
ISP1561BMUM 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱(chēng):Q6396337A
ISP1562 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller
ISP1562BE 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*