- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1561BM,557 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | ISP1561BM,557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128 |
| 文件頁數(shù)： | 75/103頁 |
| 文件大?。?/td> | 457K |
| 代理商： | ISP1561BM,557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
73 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
12
HCH
HC Halted: 1 = Default. This bit is logic 0 when the Run/Stop bit of
the USBCMD register is logic 1. The Host Controller sets this bit to
logic 1 after it has stopped executing because the Run/Stop bit is set
to logic 0, either by software or by the Host Controller hardware. For
example, on an internal error.
11 to 6
-
reserved
5
IAA
Interrupt on Asynchronous Advance: Default = 0. The system
software can force the Host Controller to issue an interrupt the next
time the Host Controller advances the asynchronous schedule by
writing logic 1 to the IAAD (Interrupt on Asynchronous Advance
Doorbell) bit in the USBCMD register. This status bit indicates the
assertion of that interrupt source.
4
HSE
Host System Error: The Host Controller sets this bit when a serious
error occurs during a host system access, involving the Host
Controller module. In a PCI system, conditions that set this bit
include PCI parity error, PCI master abort and PCI target abort.
When this error occurs, the Host Controller clears the RS (Run/Stop)
bit in the USBCMD register to prevent further execution of the
scheduled TDs.
3
FLR
Frame List Rollover: The Host Controller sets this bit to logic 1
when the frame list index rolls over from its maximum value to zero.
The exact value at which the rollover occurs depends on the frame
list size. For example, if the frame list size (as programmed in the
FLS (Frame List Size) eld of the USBCMD register) is 1024
elements (see Table 111), the Frame Index register rolls over every
time bit 13 of the FRINDEX register toggles. Similarly, if the size is
512 elements, the Host Controller sets this bit to logic 1 every time
bit 12 of the FRINDEX register toggles.
2
PCD
Port Change Detect: The Host Controller sets this bit to logic 1
when any port, where the PO (Port Owner) bit is cleared, changes to
logic 1, or a Force Port Resume bit changes to logic 1 as a result of
a J-K transition detected on a suspended port. This bit is allowed to
be maintained in the auxiliary power well. Alternatively, it is also
acceptable that, on a D3-to-D0 transition of the EHCI Host Controller
device, this bit is loaded with the logical OR of all of the PORTSC
change bits, including force port resume, overcurrent change,
enable or disable change, and connect status change.
1
USBERRINT
USB Error Interrupt: The Host Controller sets this bit when an error
condition occurs because of completing a USB transaction. For
example, error counter underow. If the Transfer Descriptor (TD) on
which the error interrupt occurred also had its IOC bit set, both this
bit and USBINT bit are set.
0
USBINT
USB Interrupt: The Host Controller sets this bit on completing a
USB transaction, which results in the retirement of a TD that had its
IOC bit set. The Host Controller also sets this bit when a short
packet is detected, that is, the actual number of bytes received was
less than the expected number of bytes.
Table 106. USBSTS register: bit description …continued
Bit
Symbol
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1563BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1564ET,551 | PCI BUS CONTROLLER, PBGA100 |
| ISP1582BS,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
| ISP1583ET1,118 | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1561BMGA | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1561BMGE | 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1561BMUM | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
| ISP1562BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。