參數(shù)資料
型號(hào): IDTSSTE32882KA1AKG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 36/75頁
文件大小: 0K
描述: IC REGISTERING CLK DRIVER 176BGA
標(biāo)準(zhǔn)包裝: 170
類型: 時(shí)鐘緩沖器/驅(qū)動(dòng)器,多路復(fù)用器
PLL:
主要目的: 存儲(chǔ)器,DDR3,RDIMM
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 5:60
差分 - 輸入:輸出: 是/是
頻率 - 最大: 810MHz
電源電壓: 1.282 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 176-TFBGA
供應(yīng)商設(shè)備封裝: 176-CABGA(13.5x8)
包裝: 托盤
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
41
SSTE32882KA1
7314/8
THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE RANGE
Timing of clock, data and parity signals
1 CK left out for better visibility.
The next figure shows the parity diagram with two consecutive parity-error occurrences and assumes the occurrence of both
parity errors when data is clocked in at the n and n+1 input clock cycles (PAR_IN clocked in on the n+1 and n+2 input clock
cycles).
Two Consecutive Parity-Error Occurrences
1 CK left out for better visibility.
The next figure shows the parity diagram with two parity-error occurrences separated by a clock cycle with no error
occurrence. The diagram assumes the occurrence of two parity errors when data is clocked in at the n and n+2 input clock
cycles (PAR_IN clocked in on the n+1 and n+3 input clock cycles).
Two Parity-Error Occurrences Separated by a Clock Cycle of no Error Occurrence
1 CK left out for better visibility.
The next figure shows the parity diagram with two parity-error occurrences separated by two input clock cycles with no error
occurrence. The diagram assumes the occurrence of two parity errors when data is clocked in at the n and n+3 input clock
cycles (PAR_IN clocked in on the n+1 and n+4 input clock cycles).
CK(1)
CA
Input
PAR_IN
CA0
P0
CA1
P1
CA2
P2
ERROUT
nn+1
n+2n+3
n+4n+5
n+6
ERROUT resulting from CA0 - P0
CK(1)
CA
Input
PAR_IN
CA0
P0
CA1
P1
CA2
P2
ERROUT
nn+1
n+2n+3
n+4n+5
n+6
ERROUT resulting from CA0 - P0, followed by 2nd error in CA1 - P1
CK(1)
CA
Input
PAR_IN
CA0
P0
CA1
P1
CA2
P2
ERROUT
n
n+1
n+2
n+3
n+4
n+5
n+6
ERROUT resulting from CA0 - P0, followed by 2nd error in CA2 - P2
n+7
n+8
n+9
CA3
P3
P4
CA4
CA5
P5
相關(guān)PDF資料
PDF描述
ISD1750SYR IC VOICE REC/PLAY 50SEC 28-SOIC
ISD5008EYI IC VOICE REC/PLAY 4-8MIN 28-TSOP
ISL12008IB8Z IC RTC I2C LO-POWER 8-SOIC
ISL12020MIRZ-T7A IC RTC/CALENDAR TEMP SNSR 20DFN
ISL12022IBZ-T7A IC RTC/CALENDAR TEMP SNSR 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTSSTE32882KA1AKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTUB32866BHLF 功能描述:IC BUFFER 25BIT CONF REG 96LFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
IDTSSTUB32S869AHLF 功能描述:IC REGISTERED BUFFER 150-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 信號(hào)緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
IDTSSTUB32S869AHLFT 功能描述:IC REGISTERED BUFFER 150-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 信號(hào)緩沖器,中繼器,分配器 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
IDTSSTVF16857AGLF 功能描述:IC DDR REGISTER 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA,便攜式音頻/視頻,智能電話 接口:I²C,2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2