參數(shù)資料
型號(hào): ICSSSTUA32866BHLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 鎖存器
英文描述: SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封裝: 5.50 X 13.50 MM, LEAD FREE, MO-205, LFBGA-96
文件頁數(shù): 7/27頁
文件大?。?/td> 307K
代理商: ICSSSTUA32866BHLFT
15
ICSSSTUA32866B
1054A—01/28/05
2. Device standard (cont'd)
Figure 14 — Timing diagram for the firs SSTU32866 (1:2 register-A configration) device used in
pair; C0 = 0, C1 = 1; RST# switches from H to L
from high to low, all data and clock inputs signals must be held at valid logic levels (not floating) for a
minimum time of tINACT max
CK
D1D14
RST#
DCS#
CSR#
CK#
Q1Q14
PAR_IN
PPO
QERR#
(not used)
tinact
tRPHL
RST#
to Q
tRPHL
RST# to PPO
tRPLH
RST# to QERR#
H, L, or X
H or L
After
is switched
RST#
相關(guān)PDF資料
PDF描述
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32S865AH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
ICSSSTUA32S865AHLF-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
ICSSSTUB32871AHMLFT 32871 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32864AYH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUA32S869B 制造商:ICS 制造商全稱:ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2
ICSSSTUAF32865A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32865AHLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866B 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866BHLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2