參數(shù)資料
型號(hào): ICSSSTUA32866BHLFT
廠(chǎng)商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): 鎖存器
英文描述: SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封裝: 5.50 X 13.50 MM, LEAD FREE, MO-205, LFBGA-96
文件頁(yè)數(shù): 27/27頁(yè)
文件大?。?/td> 307K
代理商: ICSSSTUA32866BHLFT
9
ICSSSTUA32866B
1054A—01/28/05
Figure 8 — Parity logic diagram for 1:2 register-B configuration (positive logic); C0=1, C1=1
2. Device standard (cont'd)
D
CK
R
G2
RST#
J1
CK#
H1
CK
Parity
Generator
11
D2
A2
PPO
QERR#
D1D6,
D8D13
D1D6,
D8D13
LPS0
(internal node)
D1D6,
D8-D13
11
PAR_IN
G1
1
0
R
CK
2Bit
Counter
A3, T3
V REF
0
1
C0
G6
C1
G5
LPS1
(internal node)
CE
D
CK
R
D
CK
R
D
CK
R
D
CK
R
0
1
CE
Q1AQ6A,
Q8AQ13A
11
Q1BQ6B,
Q8BQ13B
11
Q
相關(guān)PDF資料
PDF描述
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32S865AH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
ICSSSTUA32S865AHLF-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
ICSSSTUB32871AHMLFT 32871 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32864AYH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUA32S869B 制造商:ICS 制造商全稱(chēng):ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2
ICSSSTUAF32865A 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32865AHLFT 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866B 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866BHLFT 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2