參數(shù)資料
型號(hào): ICSSSTUA32866BHLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 鎖存器
英文描述: SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封裝: 5.50 X 13.50 MM, LEAD FREE, MO-205, LFBGA-96
文件頁數(shù): 26/27頁
文件大小: 307K
代理商: ICSSSTUA32866BHLFT
8
ICSSSTUA32866B
1054A—01/28/05
Figure 7 — Parity logic diagram for 1:2 register-A configuration (positive logic); C0=0, C1=1
2. Device standard (cont'd)
Figure 7 — Parity logic diagram for 1:2 register-A configuration (positive logic); C0=0, C1=1
D
CK
R
G2
RST#
J1
CK#
H1
CK
Parity
Generator
11
D2
A2
PPO
QERR#
D2 D3,
D5 D6,
D8 D14
D2 D3,
D5 D6,
D8 D14
LPS0
(internal
node)
D2 D3,
D5 D6,
D8-D14
11
PAR_IN
G1
1
0
R
CK
2 Bit
Counter
A3, T3
VREF
0
1
C0
G6
C1
G5
LPS1
(internal node)
CE
D
CK
R
D
CK
R
D
CK
R
D
CK
R
0
1
CE
Q2A Q3A,
Q5A Q6A,
Q8A Q14A
11
Q2B Q3B,
Q5B Q6B,
Q8B Q14B
11
Q
QQ
Q
相關(guān)PDF資料
PDF描述
ICSSSTUA32866BHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUA32S865AH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
ICSSSTUA32S865AHLF-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160
ICSSSTUB32871AHMLFT 32871 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
ICSSSTUF32864AYH-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTUA32S869B 制造商:ICS 制造商全稱:ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2
ICSSSTUAF32865A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32865AHLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866B 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2
ICSSSTUAF32866BHLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2