- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67710 > ICSSSTUA32866BHLFT (INTEGRATED DEVICE TECHNOLOGY INC) SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 PDF資料下載
參數(shù)資料
| 型號： | ICSSSTUA32866BHLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| 封裝： | 5.50 X 13.50 MM, LEAD FREE, MO-205, LFBGA-96 |
| 文件頁數(shù)： | 1/27頁 |
| 文件大?。?/td> | 307K |
| 代理商： | ICSSSTUA32866BHLFT |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
Integrated
Circuit
Systems, Inc.
ICSSSTUA32866B
1054A—01/28/05
Recommended Application:
DDR2 Memory Modules
Provides complete DDR DIMM solution with
ICS97ULP877
Ideal for DDR2 400,533 and 667
Product Features:
25-bit 1:1 or 14-bit 1:2 configurable registered buffer
with parity check functionality
Supports SSTL_18 JEDEC specification on data
inputs and outputs
Supports LVCMOS switching levels on CSR# and
RESET# inputs
Low voltage operation
VDD = 1.7V to 1.9V
Available in 96 BGA package
Drop-in replacement for ICSSSTUA32864
Green packages available
25-Bit Configurable Registered Buffer for DDR2
Functionality Truth Table
Pin Configuration
96 Ball BGA
(Top View)
A
B
123456
C
D
E
F
G
H
J
K
L
M
N
P
R
T
I nputs
Outputs
RST#
DCS#
CSR#
CK
CK#
Dn,
DODT,
DCK E
Qn
QCS#
QODT,
QCKE
H
LL
L
H
LL
HH
L
H
L
L or H
X
Q0
H
LH
LL
L
H
LH
HH
L
H
L
H
L or H
X
Q0
H
HL
LL
H
L
H
HL
HH
H
L
L or H
X
Q0
H
HH
L
Q0
H
L
H
HH
H
Q0
H
L or H
X
Q0
L
X or
Floating
X or
Floating
X or
Floating
X or
Floating
X or
Floating
LLL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUA32866BHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUA32S865AH-T | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160 |
| ICSSSTUA32S865AHLF-T | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160 |
| ICSSSTUB32871AHMLFT | 32871 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUF32864AYH-T | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTUA32S869B | 制造商:ICS 制造商全稱:ICS 功能描述:14-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUAF32865A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32865AHLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32866B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAF32866BHLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。