參數(shù)資料
型號: ICS950223YFLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, LEAD FREE, MO-118, SSOP-48
文件頁數(shù): 3/24頁
文件大?。?/td> 209K
代理商: ICS950223YFLFT
11
Integrated
Circuit
Systems, Inc.
ICS950223
0496C—05/06/05
I
2C Table: Output Control Register
Bit 7
24_48MHz
Output Control
RW
Disable
Enable
1
Bit 6
48MHz
Output Control
RW
Disable
Enable
1
Bit 5
GR_EN
Geashift Reset Enable
RW
ON
OFF
0
Bit 4
24_48 FS Source
24_48 Frequency H/W
/ IIC Select
RW
Latch Inputs
IIC
0
Bit 3
FS 24_48
Sel24_48
RW
24MHz
48MHz
0
Bit 2
PCICLK2
Output Control
RW
Disable
Enable
1
Bit 1
PCICLK1
Output Control
RW
Disable
Enable
1
Bit 0
PCICLK0
Output Control
RW
Disable
Enable
1
I
2C Table: Output Control Register
Bit 7
66_48 FS Source
66_48 Frequency H/W
/ IIC Select
RW
Latch Inputs
IIC
0
Bit 6
FS 66_48#
Sel66_48#
RW
48MHz
66.66MHz
0
Bit 5
3V66_0
Output Control
RW
Disable
Enable
1
Bit 4
3V66_1
Output Control
RW
Disable
Enable
1
Bit 3
REF0
Output Control
RW
Disable
Enable
1
Bit 2
REF1
Output Control
RW
Disable
Enable
1
Bit 1
3V66_3
Output Control
RW
Disable
Enable
1
Bit 0
3V66_2
Output Control
RW
Disable
Enable
1
I
2C Table: 3V66 & PCICLK Asynchronous Frequency Control Register
Bit 7
N PLL2 Div0
RW
-
X
Bit 6
N PLL2 Div1
RW
-
X
Bit 5
N PLL2 Div2
RW
-
X
Bit 4
N PLL2 Div3
RW
-
X
Bit 3
N PLL2 Div4
RW
-
X
Bit 2
N PLL2 Div5
RW
-
X
Bit 1
N PLL2 Div6
RW
-
X
Bit 0
N PLL2 Div7
RW
-
X
I
2C Table: Read Back Register
Bit 7
WDHRB
WD Hard Alarm Status
Read back
R-
-
X
Bit 6
SEL48_24RB
Sel48_24# Read Back
R
-
X
Bit 5
SEL66_48RB
Sel66_48# Read Back
R
-
X
Bit 4
FS4RB
FS4 Read back
R
-
X
Bit 3
FS3RB
FS3 Read back
R
-
X
Bit 2
FS2RB
FS2 Read back
R
-
X
Bit 1
FS1RB
FS1 Read back
R
-
X
Bit 0
FS0RB
FS0 Read back
R
-
X
PWD
The decimal
representation of N
PLL2 Div (0:7) + 8 is
equal to VCO divider
value for PLL2.
-
Name
Control Function
Type
0
-
8
7
6
Byte 4
Pin #
Type
0
1
PWD
Control Function
Type
0
1
01
PWD
1
PWD
23
Control Function
Byte 3
Pin #
Name
22
-
Name
-
31
30
48
1
27
28
-
Byte 5
Pin #
-
Byte 6
Pin #
Name
Type
-
相關(guān)PDF資料
PDF描述
ICS950227YFLFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950227YFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950227YFLFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950227YFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950402YFT-LF 300 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS950227 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS9502P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC
ICS950401 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8TM System Clock Chip
ICS950402 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip
ICS950402YFLF-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip