- 您現在的位置：買賣IC網 > PDF目錄67707 > ICS950223YFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數資料
| 型號： | ICS950223YFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產生/分配 |
| 英文描述： | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, LEAD FREE, MO-118, SSOP-48 |
| 文件頁數： | 20/24頁 |
| 文件大?。?/td> | 209K |
| 代理商： | ICS950223YFLFT |
5
Integrated
Circuit
Systems, Inc.
ICS950223
0496C—05/06/05
General I
2C serial interface information
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte location = N
ICS clock will
acknowledge
Controller (host) sends the data byte count = X
ICS clock will
acknowledge
Controller (host) starts sending
Byte N through
Byte N + X -1
(see Note 2)
ICS clock will
acknowledge each byte one at a time
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte
location = N
ICS clock will
acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the data byte count = X
ICS clock sends
Byte N + X -1
ICS clock sends
Byte 0 through byte X (if X
(H)
was written to byte 8).
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
*See notes on the following page.
ICS (Slave/Receiver)
T
WR
ACK
P
stoP bit
X
By
te
Index Block Write Operation
Slave Address D2(H)
Beginning Byte = N
WRite
starT bit
Controller (Host)
Byte N + X - 1
Data Byte Count = X
Beginning Byte N
T
starT bit
WR
WRite
RT
Repeat starT
RD
ReaD
Beginning Byte N
Byte N + X - 1
N
Not acknowledge
PstoP bit
Slave Address D3(H)
Index Block Read Operation
Slave Address D2(H)
Beginning Byte = N
ACK
Data Byte Count = X
ACK
ICS (Slave/Receiver)
Controller (Host)
X
By
te
ACK
相關PDF資料 |
PDF描述 |
|---|---|
| ICS950227YFLFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950227YFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950227YFLFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950227YFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950402YFT-LF | 300 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS950227 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4 |
| ICS9502P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
| ICS950401 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8TM System Clock Chip |
| ICS950402 | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復。