IDT / ICS FREQUENCY GENERATOR/JITTER ATTENUATION
6
ICS813076CYI REV. A JULY 8, 2008
ICS813076I
FREQUENCY GENERATOR/JITTER ATTENUATION FOR WIRELESS INFRASTRUCTURE
TABLE 3H. FAST LOCK MODE CONFIGURATION TABLE
t
u
p
n
I
n
o
i
t
a
r
e
p
O
M
L
F
)
t
l
u
a
f
e
d
(
0.
n
o
i
t
a
r
e
p
o
l
a
m
r
o
N
1
y
l
n
o
e
d
o
m
s
i
h
t
e
s
U
.
n
o
i
t
a
r
e
p
o
k
c
o
l
L
P
t
s
a
F
.
e
m
i
t
k
c
o
l
L
P
e
s
a
e
r
c
e
d
o
t
p
u
-
t
r
a
t
s
g
n
i
r
u
d
TABLE 3I. RESET AND OUTPUT CONFIGURATION TABLE
t
u
p
n
I
n
o
i
t
a
r
e
p
O
R
M
n
0.
t
e
s
e
r
s
i
L
P
-
o
t
m
e
F
e
h
T
)
t
l
u
a
f
e
d
(
1.
d
e
l
b
a
n
e
r
a
s
t
u
p
t
u
o
d
n
a
n
o
i
t
a
r
e
p
o
l
a
m
r
o
N
TABLE 3J. RESET AND OUTPUT CONFIGURATION TABLE
t
u
p
n
I
n
o
i
t
a
r
e
p
O
P
O
T
S
n
0
e
r
a
s
t
u
p
t
u
o
C
Q
n
d
n
a
]
0
:
2
[
B
Q
n
,
]
0
:
4
[
A
Q
n
.
e
t
a
t
s
W
O
L
c
i
g
o
l
n
i
d
e
p
o
t
s
e
r
a
s
t
u
p
t
u
o
C
Q
d
n
a
]
0
:
2
[
B
Q
,
]
0
:
4
[
A
Q
l
a
n
r
e
t
n
i
e
h
t
o
t
s
u
o
n
o
r
h
c
n
y
s
a
s
i
P
O
T
S
n
f
o
n
o
i
t
r
e
s
a
e
h
T
.
)
H
G
I
H
=
X
Q
n
,
W
O
L
=
X
Q
(
e
t
a
t
s
H
G
I
H
c
i
g
o
l
n
i
d
e
p
o
t
s
.
e
s
l
u
p
t
n
u
r
t
u
p
t
u
o
n
a
e
s
u
a
c
y
a
m
d
n
a
l
a
n
g
i
s
k
c
o
l
c
)
t
l
u
a
f
e
d
(
1.
d
e
l
b
a
n
e
s
t
u
p
t
u
o
d
n
a
n
o
i
t
a
r
e
p
o
l
a
m
r
o
N
TABLE 3K. VC_SEL CONFIGURATION TABLE
t
u
p
n
I
f
o
e
d
o
M
n
o
i
t
a
r
e
p
On
o
i
t
c
n
u
F
C
V
t
u
p
n
I
x
K
L
C
n
o
i
t
c
n
u
F
,
1
F
L
,
0
F
L
n
o
i
t
c
n
u
F
T
E
S
Iy
c
n
e
u
q
e
r
F
t
u
p
t
u
O
VC
L
E
S
_
0
)
t
l
u
a
f
e
d
(
y
c
n
e
u
q
e
r
F
e
h
t
:
r
e
il
p
i
t
l
u
m
k
c
o
l
c
e
c
n
e
r
e
f
e
r
e
t
ij
s
i
l
a
n
g
i
s
d
n
a
d
e
t
a
u
n
e
t
a
-
y
c
n
e
u
q
e
r
f
d
e
il
p
i
t
l
u
m
n
o
i
t
c
n
u
f
o
n
s
a
h
t
u
p
n
i
C
Ve
c
i
v
e
d
e
h
t
,
d
e
l
b
a
n
E
r
o
0
K
L
C
o
t
s
k
c
o
l
1
K
L
C
d
e
l
b
a
n
Ef
T
U
O
f
(
=
F
E
R
N
/
)
F
M
*
V
M
*
)
P
/
f
L
A
T
X
z
H
M
2
7
.
0
3
=
d
e
t
c
e
l
e
s
e
h
t
o
t
s
k
c
o
l
L
P
e
h
T
t
u
p
n
i
x
K
L
C
1
e
h
t
:
O
X
C
V
t
u
p
t
u
o
a
s
i
y
c
n
e
u
q
e
r
f
n
a
f
o
n
o
i
t
c
n
u
f
.
e
g
a
t
l
o
v
t
u
p
n
i
n
a
c
e
c
i
v
e
d
e
h
T
a
s
a
d
e
s
u
e
b
d
e
t
a
r
g
e
t
n
i
n
a
n
i
r
o
t
a
ll
i
c
s
o
L
P
l
a
n
r
e
t
x
e
O
X
C
V
e
h
t
s
l
o
r
t
n
o
c
C
V
y
l
t
c
e
r
i
d
y
c
n
e
u
q
e
r
f
O
X
C
V
m
p
0
5
±
z
H
M
2
7
.
0
3
=
d
e
l
b
a
s
i
Dd
e
l
b
a
s
i
Df
T
U
O
N
/
F
M
*
)
m
p
0
5
±
z
H
M
2
7
.
0
3
(
=
f
T
U
O
l
o
r
t
n
o
c
e
h
t
y
b
d
e
ll
u
p
s
i
C
V
e
h
t
n
o
e
g
a
t
l
o
vn
i
p
Fast Lock Mode
(High VCXO-PLL Bandwidth)
Nominal VCXO-PLL Bandwidth
VCXO-PLL Locked
VCXO-PLL Acquires Lock
tLOCK
LOCK
FLM
0V
VCC = 3.3V
FIGURE 2. RECOMMENDED START-UP TIMING DIAGRAM