參數(shù)資料
型號(hào): IBM13M64734CCA
廠商: IBM Microeletronics
英文描述: 64M x 72 2-Bank Registered/Buffered SDRAM Module(64M x 72 2組寄存/緩沖同步動(dòng)態(tài)RAM模塊)
中文描述: 64米× 72 2,銀行注冊(cè)/緩沖內(nèi)存模組(64米× 72 2組寄存/緩沖同步動(dòng)態(tài)內(nèi)存模塊)
文件頁(yè)數(shù): 5/20頁(yè)
文件大小: 867K
代理商: IBM13M64734CCA
IBM13M64734CCA
64M x 72 2-Bank Registered/Buffered SDRAM Module
09K3884.F38744
10/99
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 5 of 20
Clock Wiring
10 Ohm
CK0
Clock Net Wiring (CK0):
IN
SDRAM STACK
(2 DEVICES)
REG1 (1:1)
SDRAM STACK
(2 DEVICES)
One of 9 SDRAM outputs shown.
All PLL clock SDRAM loads equal.
Achieved in part through equal length
wiring.
FDBK
IN
(PLL out to Feedback input)
10 0hms
CK1, CK2, and CK3
Terminated Clock Nets (CK1, CK2, and CK3):
PCK
(2 SDRAM stack modules,
4 device loads per output)
OUT1
12pF
TO
OUT9
OUT11
12pF
Phase
Lock
Loop
1. The PLL is programmed via a combination
of the feedback path and on DIMM load-
ing. PLL feedback produces zero phase
shift from the delayed CK0 input.
2. Card wiring and capacitance loading varia-
tion:
±
100ps.
3. Timing is based on a driver with a 1 Volt/ns
rise time.
Notes:
REG2 (1:1)
REG3 (1:1)
OUT10
8pF
相關(guān)PDF資料
PDF描述
IBM13M64734HCA 64M x 72 Two-Bank Registered SDRAM Module(64M x 72 2組帶寄存同步動(dòng)態(tài)RAM模塊)
IBM13M8734HCB 8M x 72 1 Bank Registered SDRAM Module with PLL(8M x 72 1組帶鎖相環(huán)的寄存同步動(dòng)態(tài)RAM模塊)
IBM13M8734HCC 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊)
IBM13M8734HCD 8M x 72 1 Bank Registered/Buffered SDRAM Module(8M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊)
IBM13N16644HCB 16M x 64 Two-Bank Unbuffered SDRAM Module(16M x 64 2組不帶緩沖同步動(dòng)態(tài)RAM模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM14H5481 制造商:AVED Memory Products 功能描述:
IBM14H5540 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM17R8251 制造商:AVED Memory Products 功能描述:
IBM17R8252 制造商:AVED Memory Products 功能描述:
IBM1805T 制造商:Schneider Electric 功能描述:IBM1805T