- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄353425 > HYB25D256160TG-3 (INFINEON TECHNOLOGIES AG) 122 x 32 pixel format, LED Backlight available PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB25D256160TG-3 |
| 廠(chǎng)商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 122 x 32 pixel format, LED Backlight available |
| 中文描述： | 記憶譜 |
| 文件頁(yè)數(shù)： | 18/94頁(yè) |
| 文件大?。?/td> | 3326K |
| 代理商： | HYB25D256160TG-3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)
Data Sheet
25
Rev. 1.6, 2004-12
HYB25D256[16/40/80]0C[E/C/F/T](L)
256 Mbit Double-Data-Rate SDRAM
Functional Description
3.2.3
Read Latency
The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and
the availability of the first burst of output data. The latency can be programmed 2, 2.5 and 3 clocks. CAS latency
of 1.5 is supported for DDR200 components only.
If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally
coincident with clock edge n + m (see Figure 6).
Reserved states should not be used as unknown operation or incompatibility with future versions may result.
3.2.4
Operating Mode
The normal operating mode is selected by issuing a Mode Register Set Command with bits A7-A12 set to zero,
and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a Mode Register Set command with
bits A7 and A9-A12 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. A Mode Register
Set command issued to reset the DLL should always be followed by a Mode Register Set command to select
normal operating mode.
All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and
reserved states should not be used as unknown operation or incompatibility with future versions may result.
Figure 6
Required CAS Latencies
NOP
Read
CAS Latency = 2, BL = 4
Shown with nominal tAC, tDQSCK, and tDQSQ.
CK
Command
DQS
DQ
Don’t Care
CL=2
NOP
Read
CAS Latency = 2.5, BL = 4
CK
Command
DQS
DQ
CL=2.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB39T256160TG-3 | 122 x 32 pixel format, LED Backlight available |
| HYB39S512160TG-3 | 122 x 32 pixel format, LED Backlight available |
| HYB39D512160TG-3 | 122 x 32 pixel format, LED Backlight available |
| HYB39T512160TG-3 | 128 x 64 pixel format, LED or EL Backlight available |
| HYB39S256160TT-3 | 160 x 160 pixel format, EL Backlight (blue-green) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D256160TG-37 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TG-5 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TG-7 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TG-75 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TG-7F | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。