參數(shù)資料
型號(hào)： HYB25D256160CC-5
廠(chǎng)商： INFINEON TECHNOLOGIES AG
英文描述： 256 Mbit Double Data Rate SDRAM
中文描述： 256兆雙倍數(shù)據(jù)速率SDRAM
文件頁(yè)數(shù)： 53/94頁(yè)
文件大?。?/td> 3326K
代理商： HYB25D256160CC-5
Data Sheet
57
Rev. 1.6, 2004-12
HYB25D256[16/40/80]0C[E/C/F/T](L)
256 Mbit Double-Data-Rate SDRAM
Functional Description
Note:
1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
4. All states and sequences not shown are illegal or reserved.
Table 10
Truth Table 2: Clock Enable (CKE)
Current State CKE n-1
CKEn
Command n
Action n
Notes
Previous
Cycle
Current
Cycle
Self Refresh
L
X
Maintain Self-Refresh
1)
Self Refresh
L
H
Deselect or NOP
Exit Self-Refresh
2)
Power Down
L
X
Maintain Power-Down
–
Power Down
L
H
Deselect or NOP
Exit Power-Down
–
All Banks Idle
H
L
Deselect or NOP
Precharge Power-Down Entry –
All Banks Idle
H
L
AUTO REFRESH
Self Refresh Entry
–
Bank(s) Active H
L
Deselect or NOP
Active Power-Down Entry
–
HHSee Table 11
––
1)
V
REF must be maintained during Self Refresh operation
2) Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (
t
XSNR) period. A
minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.
Table 11
Truth Table 3: Current State Bank n - Command to Bank n (same bank)
Current State CS
RAS CAS WE
Command
Action
Notes
Any
H
X
Deselect
NOP. Continue previous operation.
1)2)3)4)5)6)
1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Table 10 and after
t
XSNR/tXSRD has been met (if the
previous state was self refresh).
2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are
those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
L
H
No Operation
NOP. Continue previous operation.
Idle
L
H
Active
Select and activate row
LLLH
AUTO REFRESH –
1) to 7)
LLLL
MODE
REGISTER SET
–
Row Active
L
H
L
H
Read
Select column and start Read burst
1) to 6), 8)
L
H
L
Write
Select column and start Write burst
L
H
L
Precharge
Deactivate row in bank(s)
1) to 6), 9)
Read (Auto
Precharge
Disabled)
L
H
L
H
Read
Select column and start new Read
burst
L
H
L
Precharge
Truncate Read burst, start
Precharge
L
HHL
BURST
TERMINATE
BURST TERMINATE
1) to 6), 10)
Write (Auto
Precharge
Disabled)
L
H
L
H
Read
Select column and start Read burst
L
H
L
Write
Select column and start Write burst
L
H
L
Precharge
Truncate Write burst, start Precharge 1) to 6), 9), 11)
相關(guān)PDF資料
PDF描述
HYB25S256160AC-7.5 16M X 16 SYNCHRONOUS DRAM, 7.5 ns, PBGA54
HYB39S128160TEL-37 MEMORY SPECTRUM
HYB39S128160TEL-5 MEMORY SPECTRUM
HYB39S128160TEL-7 MEMORY SPECTRUM
HYB39S128160TEL-75 MEMORY SPECTRUM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB25D256160CC-6 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:256 Mbit Double Data Rate SDRAM
HYB25D256160CE-5 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:256-Mbit Double-Data-Rate SDRAM
HYB25D256160CE-5A 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:256-Mbit Double-Data-Rate SDRAM
HYB25D256160CE-6 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:256-Mbit Double-Data-Rate SDRAM
HYB25D256160CEL-6 制造商:QIMONDA 制造商全稱(chēng):QIMONDA 功能描述:256-Mbit Double-Data-Rate SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*