7-1866
bytes pertaining to four logical channels. The register may be
accessed 1, 2, 3 or 4 bytes at a time. Please refer to Table 10 to
determine physical address assignments within the CCR and
Table 9 for logical channel assignment. The physical channel
conversion order is defined based on it’s location in the CCR
blocks. For example, if the CCR #2 <31:24> is set with the
CCR <2:0> = 100, then physical channel 5 will be converted
first. The CCR is byte wide accessible via the Serial Interface
allowing the user to change the individual logical channel con-
figuration on the fly. Following are the bit assignments.
CH2, CH1, CH0 -
Bits 7, 6, 5 of the channel configuration byte
determine which physical inputs are used as shown in Table 10.
B/U -
Bit 4 of the channel configuration byte determine bipo-
lar or unipolar mode. If Logic 1, bipolar mode is selected
while logic 0 selects unipolar mode.
MD1, MD0 -
Bit 3 and 2 of the channel configuration byte are
the channel Mode bits. This defines the mode of operation
for that logical channel, please see Table 11. All calibration
modes automatically return to conversion mode after calibra-
tion is complete.
G1, G0 -
Bit 1 and 0 defines the PGIA gain of 1, 2, 4 or 8.
Please refer to Table 12.
Serial Interface Pin Description
The serial I/O port is a bidirectional port which is used to
read and write the internal registers. The port contains two
data lines, a synchronous clock, and two status flags.
Figure 14 shows a diagram of the serial interface lines.
SDO -
Serial Data Out. Data is read from this line using those
protocols with separate lines for transmitting and receiving
data. An example of such a standard is the Motorola Serial
Peripheral Interface (SPI) using the 68HC05 and 68HC11
family of microcontrollers, or other similar processors. In the
case of using bidirectional data transfer on SDIO, the SDO
does not output data and is set in a high impedance state.
SDIO -
Serial Data In or Out. Data is always written to the
device on this line. However, this line can be used as a bidi-
rectional data line. This is done by properly setting up the
Control Register. Bidirectional data transfer on this line can
be used with Intel standard serial interfaces (SSR, Mode 0)
in MCS51 and MCS96 family of microcontrollers, or other
similar processors.
SCLK -
Serial Clock. The serial clock pin is used to synchro-
nize data to and from the HI7188 and to run the port state
machines. In Synchronous External Clock Mode, SCLK is
configured as an input, is supplied by the user, and can run up
to a 5MHz rate. In Synchronous Self Clocking Mode, SCLK is
configured as an output and runs at OSC
1
/8 = 460.8kHz.
TABLE 9. CHANNEL CONFIGURATION REGISTER
BLOCK
BIT
LOCATION
DESCRIPTION
CCR #2
<31:24>
1st Logical Channel
CCR #2
<23:16>
2nd Logical Channel
CCR #2
<15:8>
3rd Logical Channel
CCR #2
<7:0>
4th Logical Channel
CCR #1
<31:24>
5th Logical Channel
CCR #1
<23:16>
6th Logical Channel
CCR #1
<15:8>
7th Logical Channel
CCR #1
<7:0>
8th Logical Channel
CHANNEL CONFIGURATION REGISTER (BYTE)
MSB
6
5
4
3
2
1
LSB
CH2
CH1
CH0
B/U
MD1
MD0
G1
G0
TABLE 10. ACTIVE CHANNEL DECODE
CH2, CH1, CH0 CCR [2:0]
PHYSICAL INPUT PINS
000
V
INH1
, V
INL1
001
V
INH2
, V
INL2
010
V
INH3
, V
INL3
011
V
INH4
, V
INL4
100
V
INH5
, V
INL5
101
V
INH6
, V
INL6
110
V
INH7
, V
INL7
111
V
INH8
, V
INL8
TABLE 11. HI7188 OPERATIONAL MODES
MD1
MD0
OPERATIONAL MODE
0
0
Conversion
0
1
System Offset Calibration
1
0
System Positive Full Scale Calibration
1
1
System Negative Full Scale Calibration
TABLE 12. CHANNEL GAIN
G1, G0 CCR [1:0]
PGIA CHANNEL GAIN
00
1
01
2
10
4
11
8
SDO
SDIO
SCLK
CS
EOS
CHIP SELECT
BIDIRECTIONAL
DATA
DATA OUT
PORT CLOCK
CA
CALIBRATION
ACTIVE
MODE
CLOCK MODE
END OF SCAN
HI7188
RSTI/O
RESET I/O
FIGURE 14. HI7188 SERIAL INTERFACE
HI7188