
HD66787
Preliminary
Rev.0.22, May.23.2003, page 6 of 159
Features
Liquid crystal controller/driver for 262,144 TFT-color 176RGB x 240-dot graphics display
Control signal for a low-temperature poly-Si TFT (LTPS-TFT) panel with incorporated gate circuit
Single chip solution for gate-less display panels
System interface
–
8-/9-/16-/18-bit high-speed bus interface
–
Serial Peripheral Interface (SPI)
–
8-bit transmission x 3 times (262k/65k color modes)
Interface for moving picture display
–
6-/16-/18-bit RGB interface (VSYNC, HSYNC, DOTCLK, ENABLE, PD17-0)
–
VSYNC interface (System interface + VSYNC)
High-speed burst RAM write function
Window address function to write data to the rectangular area of RAM specified by the window
address
–
Interface to facilitate moving picture display in an arbitrary area
–
Reduce data transmission by transmitting only the data for the moving picture display area
–
Simultaneous display of moving pictures and the contents of the internal RAM
Bit unit operations for processing graphics
–
Write data mask function by bit
–
Logical operation and conditional rewrite by pixel
Functions for controlling abundant color displays
–
Simultaneous availability of 262,144 colors with
γ
-correction function
–
Line-unit vertical scrolling
Low-power architecture: features for low-power operation
–
Vcc = 2.4 ~ 3.3 V (internal logic power supply)
–
IOVcc = 1.8 ~ 3.3 V (interface I/O power supply)
–
Vci = 2.5 ~ 3.3 V (analogue power supply)
–
DDVDH = 4.5 ~ 5.5 V (liquid-crystal drive voltage)
–
Power-saving drive function (standby mode etc.)
–
Partial liquid crystal drive to display two screens at arbitrary positions
–
Voltage followers for liquid crystal drive power circuit to fend off the direct current from bleeder-
resistors
Step-up circuit generating liquid crystal drive voltage boosted up to 6-time scale
95,040-byte internal RAM
Incorporated liquid crystal display driver with 582 source outputs
n-raster-row liquid crystal AC drive, enabling polarity inversion by every arbitrary number of raster-
rows
Internal oscillation, and hardware reset
Reversible direction of signals between RAM and source driver
Exclusive for Cst structure