6.3.6
6.3.7
Usage Notes.................................................................................................................... 144
6.4.1
Connection to Dynamic RAM and Pseudo-Static RAM................................ 144
6.4.2
Register Write Timing.................................................................................... 144
6.4.3
BREQ
Input Timing........................................................................................ 144
6.4.4
Transition to Software Standby Mode............................................................ 146
Interconnections with Memory (Example)..................................................... 139
Bus Arbiter Operation..................................................................................... 141
6.4
Section 7
7.1
Refresh Controller
.................................................................................... 147
Overview......................................................................................................................... 147
7.1.1
Features........................................................................................................... 147
7.1.2
Block Diagram................................................................................................ 148
7.1.3
Input/Output Pins............................................................................................ 149
7.1.4
Register Configuration.................................................................................... 149
Register Descriptions...................................................................................................... 150
7.2.1
Refresh Control Register (RFSHCR) ............................................................. 150
7.2.2
Refresh Timer Control/Status Register (RTMCSR)....................................... 153
7.2.3
Refresh Timer Counter (RTCNT)................................................................... 155
7.2.4
Refresh Time Constant Register (RTCOR) .................................................... 155
Operation ........................................................................................................................ 156
7.3.1
Overview......................................................................................................... 156
7.3.2
DRAM Refresh Control.................................................................................. 157
7.3.3
Pseudo-Static RAM Refresh Control.............................................................. 172
7.3.4
Interval Timing ............................................................................................... 177
Interrupt Source.............................................................................................................. 183
Usage Notes.................................................................................................................... 183
7.2
7.3
7.4
7.5
Section 8
8.1
DMA Controller
........................................................................................ 185
Overview......................................................................................................................... 185
8.1.1
Features........................................................................................................... 185
8.1.2
Block Diagram................................................................................................ 186
8.1.3
Functional Overview....................................................................................... 187
8.1.4
Input/Output Pins............................................................................................ 188
8.1.5
Register Configuration.................................................................................... 188
Register Descriptions (Short Address Mode)................................................................. 190
8.2.1
Memory Address Registers (MAR)................................................................ 190
8.2.2
I/O Address Registers (IOAR)........................................................................ 191
8.2.3
Execute Transfer Count Registers (ETCR)..................................................... 191
8.2.4
Data Transfer Control Registers (DTCR)....................................................... 193
Register Descriptions (Full Address Mode)................................................................... 196
8.3.1
Memory Address Registers (MAR)................................................................ 196
8.2
8.3