參數(shù)資料
型號: HC05K3GRS
英文描述: 68HC05K3 General Release Specification
中文描述: 68HC05K3一般版本規(guī)范
文件頁數(shù): 29/132頁
文件大?。?/td> 1188K
代理商: HC05K3GRS
Memory Map
Input/Output and Control Registers
MC68HC05K3 — Revision 4.0
TechnicalData
MOTOROLA
Memory Map
29
2.3 Input/Output and Control Registers
The input/output (I/O) and status/control registers reside in locations
$0000–$001F. The overall organization of these registers is shown in
Figure 2-2
.
The bit assignments for each register are shown in
Figure 2-3
. Reading
unimplemented bits returns unknown states, and writing to
unimplemented bits has no effect.
Figure 2-2. MC68HC05K3 I/O Registers Memory Map
PORT A DATA REGISTER
PORT B DATA REGISTER
PORT A DATA DIRECTION REGISTER
PORT B DATA DIRECTION REGISTER
TIMER STATUS & CONTROL REGISTER
TIMER COUNTER REGISTER
PEEPROMCONTROL & STATUS REGISTER
RESERVED
UNIMPLEMENTED (2)
UNIMPLEMENTED (2)
UNIMPLEMENTED (3)
UNIMPLEMENTED (13)
IRQ STATUS & CONTROL REGISTER
PORT A PULLDOWN REGISTER
PORT B PULLDOWN REGISTER
$0000
$0001
$0004
$0005
$0008
$0009
$001F
$000A
$0010
$0011
$000F
PEEPROMBIT SELECT REGISTER
$000E
相關(guān)PDF資料
PDF描述
HC05PL4GRS 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 68HC05V7 General Release Specification
HC05 Bipolar Transistor; Transistor Polarity:Dual P Channel; Power Dissipation:20W; DC Current Gain Min (hfe):25; Collector Current:1A; DC Current Gain Max (hfe):200; Power (Ptot):20W
HC1-5502A-7 Subscriber Line Interface Circuit
HC4P-5502A-7 Subscriber Line Interface Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC05PL4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification
HC060WE1DS038B 制造商:TE Connectivity 功能描述:EC7174-000
HC060YW1DS038B 制造商:TE Connectivity 功能描述:EC7207-000
HC06B05000J0G 制造商:FCI 功能描述:OEM ITEM 505-5BNF-SPRING CLAMP SYSTEM