- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370391 > GS9025 GENLINX II Serial Digital Receiver PDF資料下載
參數(shù)資料
| 型號： | GS9025 |
| 英文描述： | GENLINX II Serial Digital Receiver |
| 中文描述： | GENLINX二串行數(shù)字接收機 |
| 文件頁數(shù)： | 13/30頁 |
| 文件大?。?/td> | 445K |
| 代理商： | GS9025 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
19922 - 2
13
G
In "Normal" mode the counter operates as previously
discussed, such that the counter increments on detection of
any error for which the sensitivity flags are set HIGH. If
“
Reset Counter to Zero
”
mode is selected, the counter is
reset to zero and begins counting again. The mode of
operation will immediately return to 00 (normal mode) once
the counter resets. In "Auto Reset" mode, the counter
behaves in the normal fashion, except that it resets to zero
every time a HOSTIF read of the lowest 8 bits of the error
counter (address 17) is performed. This functionality allows
the chip to count the number of errors since the last read.
The
“
Hold Counter at Zero
”
mode instantly freezes the
counter at zero until it is moved into one of the other modes.
3. 9 INTERRUPT Signal
An interrupt output pin (INTERRUPT) is also available on the
GS9020A. The INTERRUPT output is asserted LOW for
each field that contains errors in the outgoing EDH packet.
The sensitivity flags used for the 24 bit errored field counter
also apply to the interrupt signal. As a result, the interrupt
can be made sensitive to any particular flags. The
INTERRUPT signal is stable after an EDH packet exits the
device and before the subsequent EDH packet enters the
device as shown in Figure 11.
If the STICKY OUT control bit is asserted HIGH, the
interrupt remains asserted LOW until a HOSTIF read is
performed on the flag that caused the interrupt.
The INTERRUPT output is an open drain output and as a
result requires an external pull-up resistor. A 10k resistor
value is recommended. If this output is not used, a pullup
resistor is not required.
3.10 Flag Port
In addition to the HOSTIF tables, the EDH error flags can
also be read and written via the synchronous flag port. The
five flag port pins, FL[4:0], allow access to all 15 error flags.
The select pins S[1:0] control which flags are read/written
as outlined below. If the flag port is not going to be used, it
is best to set F_R/W high, leave FL[4:0] unconnected, and
set S[1:0] to any value desired (but not floating).
3.10.1 Write Mode
When the F_R/W pin is LOW, the flag port is in write mode
and the FL[4:0] pins are configured as inputs. After writing
to the flag port, the GS9020A inserts the written flags into
the next outgoing EDH packet. Note that external flag
overwriting via the flag port takes precedence over HOSTIF
overwriting but the flag port writing only affects the next
outgoing EDH packet. Following this, if the flag port is not
written to again, flag operation is returned to normal EDH
functionality (unless it is being overwritten through the
HOSTIF).
The data present on the FL[4:0] output pins, as controlled
by the S[1:0] pins, is summarized below.
In addition to overwriting the 15 error flags, the outgoing
validity bits for the active picture (APV) and full field (FFV)
can be overwritten via the flag port.
The IN/OUT bit has no effect on writes to the error flags. IN/
OUT is a control bit used to determine if the flags read from
the flag port during flag port read cycles represent
incoming or outgoing EDH flags. If this bit is set HIGH, all
subsequent reads are from the incoming EDH packet. If this
bit is set LOW, then all subsequent reads are from the
updated outgoing packet. When the IN/OUT bit is written to,
the value remains latched until it is re-programmed. The IN/
OUT bit is set LOW upon reset of the chip.
CLR1
CLR0
MODE OF OPERATION
0
0
Normal
0
1
Reset Counter to Zero
1
0
Auto Reset
1
1
Hold Counter at Zero
PIN
LOGIC OPR
HOST BIT
INTERRUPT
PIN
LOGIC OPR
HOST BIT
F_R/W
S[1:0]
FL[4:0]
>
OVERWRITE VALUES
Write Mode, F_R/
W
= 0
S[1:0]
FL4
FL3
FL2
FL1
FL0
00
FF UES
FF IDA
FF IDH
FF EDA
FF EDH
01
AP UES
AP IDA
AP IDH
AP EDA
AP EDH
10
ANC
UES
ANC
IDA
ANC
IDH
ANC
EDA
ANC
EDH
11
IN/OUT
APV
FFV
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9032 | 143-540Mb/s Serializer for SDI and DVB-ASI. |
| GS9032-CTM | SMPTE |
| GS9032-CVM | SMPTE |
| GS9035 | GENLINX II Serial Digital Reclocker |
| GS9035C | 143-360Mb/s Reclocker. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9025 44PQFP | 制造商:Gennum Corporation 功能描述: |
| GS9025A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial Digital Receiver |
| GS9025A_05 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Serial Digital Receiver |
| GS9025ACQM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS9025ACQME3 | 制造商:Semtech Corporation 功能描述:Cable Equalization 44-Pin MQFP Tray 制造商:Semtech Corporation 功能描述:GS9025 Series 540 Mb/s Cable Equalization Serial Digital Receiver - MQFP-44 制造商:Semtech Corporation 功能描述:Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。