參數(shù)資料
型號(hào)： GS9025
英文描述： GENLINX II Serial Digital Receiver
中文描述： GENLINX二串行數(shù)字接收機(jī)
文件頁(yè)數(shù)： 11/30頁(yè)
文件大小： 445K
代理商： GS9025
19922 - 2
11
G
Sticky error flags that detect an error for a field remain
asserted until a HOSTIF read is performed on those error
flags. Sticky mode allows the user to perform HOSTIF reads
on the error flags to detect if any errors have occurred since
the last read, and are particularly useful when a read
cannot be performed after every field. When STICKY IN is
asserted HIGH, the incoming flags and validity bits are in
sticky mode. When STICKY OUT is asserted HIGH, the
outgoing flags and the EDH_CHKSM bit are in sticky mode.
Note that the INTERRUPT signal is derived from these
signals so that it too becomes sticky. STICKY IN and
STICKY OUT are available in the HOSTIF write table. The
ERROR FLAGS and the EDH_CHKSM bit are sticky HIGH.
That is, once they are set HIGH, they remain HIGH until a
read operation. The Validity bits are sticky LOW. That is,
once they are set LOW, they remain LOW until a read
operation.
In some applications, the user may wish to insert user
defined EDH error flags into the outgoing EDH packet. The
desired outgoing error flags are written into the OVERWRITE
VALUES words of the HOSTIF write table and are placed in
the outgoing EDH packet when the corresponding
OVERWRITE CONTROL bit is asserted HIGH. See Table 2
for the HOSTIF Write Table.
The GS9020A also allows the user to overwrite the seven
reserved words of the OUTGOING EDH packet. When
RO_CTRL (Reserved Word Overwrite Control) is asserted
HIGH, the GS9020A overwrites the reserved words in the
OUTGOING EDH packet with those specified in the HOSTIF
write table. If RO_CTRL is LOW, the GS9020A does not alter
the reserved words. RO_CTRL is a control bit in the HOSTIF
write table. The reserved words of the INCOMING EDH
packet are also available via the HOSTIF read table.
3.2 CRC Calculation And Updating
Since the device has the potential of modifying the full-field
and active picture data with features like ITU-R-601 clipping
and TRS insertion, the full field and active picture CRC
values must be calculated for both the incoming and
outgoing data streams. The calculated CRC values based
on the incoming data stream are used for comparison with
the embedded CRC values. However, the calculated CRC
values based on the outgoing data stream are the ones
inserted into the data stream. As a result, the CRC values in
the outgoing data stream correctly reflect the contents of
the outgoing data stream.
The INCOMING FF and AP CRC values for the Full Field
(FF) and Active Picture (AP) regions can be read from the
HOSTIF read table. Similarly, the OUTGOING (calculated)
FF and AP CRC values for the Full Field and Active Picture
regions can be read from the HOSTIF read table.
3.3 Validity Bit
The VALIDITY (V) bits (as per SMPTE 165) present in the
incoming EDH packet are used to indicate whether the CRC
values are valid or invalid. If the V bit is HIGH, the CRC
value is considered valid. In this case, the incoming CRC
value is compared with the calculated CRC value to identify
errors. If the V bit is LOW, the incoming CRC is invalid and a
CRC comparison is not performed. If the device receives an
EDH packet with the V bit set LOW it behaves as follows:
1. EDH = 0 (Not asserted for an invalid CRC)
2. EDA = EDAin "OR" EDHin (EDA calculated as usual)
3. A new calculated CRC value replaces the invalid one in
the output EDH packet
4. The V bit will be set HIGH in the output EDH packet
5. Depending on whether one or both or FFV or APV is low,
the Unknown Error Status (UES) flag corresponding to
either FF or AP or both, is set HIGH in the output data.
(No CRC check could be performed, so the data may or
may not contain errors).
The incoming V bits for the Full Field and Active Picture
regions are available in the HOSTIF read table as FFV and
APV, respectively. Outgoing full field (FFV) and active
picture (APV) validity bits are set HIGH unless explicitly
over-written through the HOSTIF write table or the flag port.
PIN
LOGIC OPR
HOST BIT
INCOMING FF CRC
OUTGOING FF CRC
INCOMING AP CRC
OUTGOING AP CRC
PIN
LOGIC OPR
HOST BIT
FFV
APV
相關(guān)PDF資料
PDF描述
GS9032 143-540Mb/s Serializer for SDI and DVB-ASI.
GS9032-CTM SMPTE
GS9032-CVM SMPTE
GS9035 GENLINX II Serial Digital Reclocker
GS9035C 143-360Mb/s Reclocker.
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS9025 44PQFP 制造商:Gennum Corporation 功能描述:
GS9025A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial Digital Receiver
GS9025A_05 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Serial Digital Receiver
GS9025ACQM 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
GS9025ACQME3 制造商:Semtech Corporation 功能描述:Cable Equalization 44-Pin MQFP Tray 制造商:Semtech Corporation 功能描述:GS9025 Series 540 Mb/s Cable Equalization Serial Digital Receiver - MQFP-44 制造商:Semtech Corporation 功能描述:Receiver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*