參數(shù)資料
型號(hào)： GS8182T36BGD-333IT
廠商： GSI TECHNOLOGY
元件分類(lèi)： SRAM
英文描述： 512K X 36 DDR SRAM, 0.45 ns, PBGA165
封裝： 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁(yè)數(shù)： 3/37頁(yè)
文件大?。?/td> 562K
代理商： GS8182T36BGD-333IT
GS8182T08/09/18/36BD-400/375/333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04b 6/2010
11/37
2007, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaCIO DDR-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected
to VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and tempera-
ture. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may
move the output driver impedance level one step at a time towards the optimum level.
Common I/O SigmaCIO DDR-II B2 SRAM Truth Table
Kn
LD
R/W
DQ
Operation
A + 0
A + 1
↑
1
X
Hi-Z
Deselect
↑
0
D@Kn+1
Write
↑
0
1
Q@Kn+1
or
Cn+1
Q@Kn+2
or
Cn+2
Read
Note:
Q is controlled by K clocks if C clocks are not used.
B2 Byte Write Clock Truth Table
BW
Current Operation
D
K
↑
(tn+1)
K
↑
(tn+2)
K
↑
(tn)
K
↑
(tn+1)
K
↑
(tn+2)
T
Write
Dx stored if BWn = 0 in both data transfers
D1
D2
T
F
Write
Dx stored if BWn = 0 in 1st data transfer only
D1
X
F
T
Write
Dx stored if BWn = 0 in 2nd data transfer only
X
D2
F
Write Abort
No Dx stored in either data transfer
X
Notes:
1. “1” = input “high”; “0” = input “l(fā)ow”; “X” = input “don’t care”; “T” = input “true”; “F” = input “false”.
2. If one or more BWn = 0, then BW = “T”, else BW = “F”.
相關(guān)PDF資料
PDF描述
GS82032AGQ-133IT 64K X 32 CACHE SRAM, 10 ns, PQFP100
GS8321EV18GE-133T 2M X 18 CACHE SRAM, 8.5 ns, PBGA165
GS8321ZV36E-150T 1M X 36 ZBT SRAM, 8.5 ns, PBGA165
GS832236AB-300T 1M X 36 CACHE SRAM, PBGA119
GS832472GC-150I 512K X 72 CACHE SRAM, 10 ns, PBGA209
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8182T37BD-375 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 512KX36 0.45NS 165FPBGA - Trays
GS8182T37BD-435 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 18MBIT 512KX36 0.45NS 165FPBGA - Trays
GS8-2.5 制造商:JST Manufacturing 功能描述:CRIMP TERMINAL RING 8MM
GS820 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
GS82032 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*