- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375916 > FS7VS-5 (Mitsubishi Electric Corporation) HIGH-SPEED SWITCHING USE PDF資料下載
參數(shù)資料
| 型號： | FS7VS-5 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | HIGH-SPEED SWITCHING USE |
| 中文描述： | 高速開關(guān)使用 |
| 文件頁數(shù)： | 28/91頁 |
| 文件大?。?/td> | 488K |
| 代理商： | FS7VS-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
PSD935G2
PSD9XX Family
27
The
PSD935G2
Functional
Blocks
(cont.)
9.1.2 SRAM
The SRAM is enabled when RS0
—
the SRAM chip select output from the DPLD
—
is high.
RS0 can contain up to three product terms, allowing flexible memory mapping.
The SRAM can be backed up using an external battery. The external battery should be
connected to the Vstby pin (PE6). If you have an external battery connected to the
PSD935G2, the contents of the SRAM will be retained in the event of a power loss. The
contents of the SRAM will be retained so long as the battery voltage remains at 2V or
greater. If the supply voltage falls below the battery voltage, an internal power switchover
to the battery occurs.
Pin PE7 can be configured as an output that indicates when power is being drawn from the
external battery. This Vbaton signal will be high with the supply voltage falls below the bat-
tery voltage and the battery on PE6 is supplying power to the internal SRAM.
The chip select signal (RS0) for the SRAM, Vstby, and Vbaton are all configured using
PSDsoft.
9.1.3 Memory Select Signals
The main Flash (FSi), secondary Flash (CSBOOTi), and SRAM (RS0) memory select
signals are all outputs of the DPLD. They are defined using PSDsoft. The following rules
apply to the equations for the internal chip select signals:
1. Main Flash memory and secondary Flash memory sector select signals must
not
be
larger than the physical sector size.
2. Any main Flash memory sector must
not
be mapped in the same memory space as
another Main Flash sector.
3. A secondary Flash memory sector must
not
be mapped in the same memory space as
another Flash Boot sector.
4. SRAM and I/O spaces must
not
overlap.
5. A secondary Flash memory sector
may
overlap a main Flash memory sector. In case of
overlap, priority will be given to the Flash Boot sector.
6. SRAM and I/O spaces
may
overlap any other memory sector. Priority will be given to
the SRAM and I/O.
Example
FS0 is valid when the address is in the range of 8000h to BFFFh, CSBOOT0 is valid from
8000h to 9FFFh, and RS0 is valid from 8000h to 87FFh. Any address in the range of RS0
will always access the SRAM. Any address in the range of CSBOOT0 greater than 87FFh
(and less than 9FFFh) will automatically address Boot memory segment 0. Any address
greater than 9FFFh will access the Flash memory segment 0. You can see that half of the
Flash memory segment 0 and one-fourth of Boot segment 0 can not be accessed in this
example. Also note that an equation that defined FS1 to anywhere in the range of 8000h to
BFFFh would
not
be valid.
Figure 6 shows the priority levels for all memory components. Any component on a higher
level can overlap and has priority over any component on a lower level. Components on
the same level must
not
overlap. Level one has the highest priority and level 3 has the
lowest.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD935F3V-15B81 | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935F3V-15B81I | Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 30000uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-0.1pF; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Solder Coated (Sn/Pb, 70/30); Body Dimensions: 0.080" x 0.050" x 0.055"; Container: Bag; Features: MIL-PRF-55681: S Failure Rate |
| PSD935F3V-15J | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935F3V-15JI | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD935F3V-15M | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS-8000 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:MULTI-USER KVM SWITCH |
| FS-80-0-300V | 制造商:Fuji Electric 功能描述: |
| FS800R06KE3_H7E | 制造商:Infineon Technologies AG 功能描述: |
| FS800R07A2E3 | 功能描述:IGBT 模塊 IGBT Module 650V 700A RoHS:否 制造商:Infineon Technologies 產(chǎn)品:IGBT Silicon Modules 配置:Dual 集電極—發(fā)射極最大電壓 VCEO:600 V 集電極—射極飽和電壓:1.95 V 在25 C的連續(xù)集電極電流:230 A 柵極—射極漏泄電流:400 nA 功率耗散:445 W 最大工作溫度:+ 125 C 封裝 / 箱體:34MM 封裝: |
| FS800R07A2E3BOSA2 | 制造商:Infineon Technologies AG 功能描述:Trans IGBT Module N-CH 650V 700A 33-Pin |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。