- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67505 > FMS9874AKGC100 (FAIRCHILD SEMICONDUCTOR CORP) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | FMS9874AKGC100 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 3/26頁 |
| 文件大?。?/td> | 454K |
| 代理商： | FMS9874AKGC100 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
FMS9874A
PRODUCT SPECIFICATION
REV. 1.2.10 1/14/02
11
Figure 7. Output Timing
PHASE
N
tDH
tDO
S0
D0
PXCK/XCK
SC
HSIN
K
RGBIN
DCK
HSOUT
DCK
D[7..0]
Figures 8 through 10 depict data output timing relative to the
sampling clock and inputs for all modes. Timing is referenced
to the leading edge of HSIN when the rst sample is taken at
the rising edge of SCK. Register bit OUTPHASE, determines
if odd or even samples are directed to the data ports.
Note the timing of the HSOUT waveform:
1.
HSOUT is always active HIGH.
2.
Leading edge of HSOUT is aligned to the leading or
trailing edge (selected by the HSPOL register bit) of
HSIN delayed by 5 to 5.5 pixels
3.
HSOUT is aligned with DCK.
4.
Trailing edge is linked to HSIN.
5.
If HSIN does not terminate before mid-line, HSOUT is
forced low. A 50% duty cycle indicates that HSPOL is
incorrectly set.
HS is the internal sync pulse generated from HSYNC. SCK
is the internal A/D converter sampling clock.
Output data transitions are synchronized with the falling
edge of DCK. Output data should be strobed on the rising
edge of DCK. A 5 to 5.5 clock cycle delay must be ushed
before valid data is available.
Figure 8. Normal Mode
RGBIN
HSIN
PXCK
HS
SCK
DATACK
D7-0
HSOUT
P6
P0
P1
P2
P3
P4
P5
D6
D0
D1
D2
D3
D4
D5
P7
D7
5 PIPE DELAY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS9874AKGC140 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FMS9875KGC100 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FMS9875KGC100X | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FMS9875KGC140 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
| FMS9875KGC140X | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS9874KGC | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| FMS9874KGC100 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Graphics Digitizer - 3x8-Bit, 108Ms/s Triple Video A/D Converter with Clamps |
| FMS9875 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Triple 8-Bit, 108/140 MHz A/D Converter with Clamps and PLL |
| FMS9875KAC100 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Triple 8-Bit, 108/140 MHz A/D Converter with Clamps and PLL |
| FMS9875KAC140 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Triple 8-Bit, 108/140 MHz A/D Converter with Clamps and PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。