- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377114 > FLEX10K (Altera Corporation) Embedded Programmable Logic Family PDF資料下載
參數(shù)資料
| 型號(hào)： | FLEX10K |
| 廠商： | Altera Corporation |
| 英文描述： | Embedded Programmable Logic Family |
| 中文描述： | 嵌入式可編程邏輯系列 |
| 文件頁(yè)數(shù)： | 26/114頁(yè) |
| 文件大?。?/td> | 1422K |
| 代理商： | FLEX10K |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
26
Altera Corporation
FLEX 10K Embedded Programmable Logic Family Data Sheet
For improved routability, the row interconnect is comprised of a
combination of full-length and half-length channels. The full-length
channels connect to all LABs in a row; the half-length channels connect to
the LABs in half of the row. The EAB can be driven by the half-length
channels in the left half of the row and by the full-length channels. The
EAB drives out to the full-length channels. In addition to providing a
predictable, row-wide interconnect, this architecture provides increased
routing resources. Two neighboring LABs can be connected using a half-
row channel, thereby saving the other half of the channel for the other half
of the row.
Table 6 summarizes the FastTrack Interconnect resources available in
each FLEX 10K device.
In addition to general-purpose I/O pins, FLEX 10K devices have six
dedicated input pins that provide low-skew signal distribution across the
device. These six inputs can be used for global clock, clear, preset, and
peripheral output enable and clock enable control signals. These signals
are available as control signals for all LABs and IOEs in the device.
The dedicated inputs can also be used as general-purpose data inputs
because they can feed the local interconnect of each LAB in the device.
However, the use of dedicated inputs as data inputs can introduce
additional delay into the control signal network.
Table 6. FLEX 10K FastTrack Interconnect Resources
Device
Rows
Channels per
Row
Columns
Channels per
Column
EPF10K10
EPF10K10A
EPF10K20
EPF10K30
EPF10K30A
EPF10K30E
EPF10K40
EPF10K50
EPF10K50V
EPF10K70
EPF10K100
EPF10K100A
EPF10K130V
EPF10K250A
3
144
24
24
6
6
144
216
24
36
24
24
8
216
216
36
36
24
24
10
9
312
312
52
52
24
24
12
16
20
312
456
52
76
32
40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FLEX10KA | Embedded Programmable Logic Family |
| FLEX10KE | Embedded Programmable Logic Family |
| FLEX6000 | Programmable Logic Device Family |
| FLEX8000 | PROGRAMMABLE LOGIC DEVICES FAMILY |
| FLL120MK | L-Band Medium & High Power GaAs FET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FLEX10K_03 | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Embedded Programmable Logic Device Family |
| FLEX10KA | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Embedded Programmable Logic Family |
| FLEX10KE | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Embedded Programmable Logic Device |
| FLEX110 | 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC Multibus Pack RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: |
| FLEX111 | 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC Fasttrack suite RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。