參數(shù)資料
型號: EPC2
廠商: Altera Corporation
英文描述: Configuration Devices for SRAM-Based LUT Devices
中文描述: 配置SRAM器件基于LUT的器件
文件頁數(shù): 1/36頁
文件大小: 283K
代理商: EPC2
Altera Corporation
1
Configuration Devices for
SRAM-Based LUT Devices
February 2002, ver. 12.1
Data Sheet
DS-EPROM-12.1
Features
Serial device family for configuring APEX
TM
II, APEX 20K (including
APEX 20K, APEX 20KC, and APEX 20KE), Mercury
TM
, ACEX
1K,
and FLEX
(FLEX 6000, FLEX 10KE, and FLEX 10KA) devices
Easy-to-use 4-pin interface to APEX II, APEX 20K, Mercury, ACEX,
and FLEX devices
Low current during configuration and near-zero standby current
5.0-V and 3.3-V operation
Software design support with the Altera
Quartus
II and
MAX+PLUS
II development systems for Windows-based PCs as
well as Sun SPARCstation, and HP 9000 Series 700/800
Programming support with Altera’s Master Programming Unit
(MPU) and programming hardware from Data I/O,
BP Microsystems, and other manufacturers
Available in compact plastic packages (see
Figures 1
and
2
)
8-pin plastic dual in-line package (PDIP)
20-pin plastic J-lead chip carrier (PLCC) package
32-pin plastic thin quad flat pack (TQFP) package
100-pin plastic thin quad flat pack (TQPF) package
88-pin Ultra FineLine BGA
TM
package
EPC2 device has reprogrammable Flash configuration memory
5.0-V and 3.3-V in-system programmability (ISP) through the
built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG)
interface
Built-in JTAG boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1
ISP circuitry is compatible with IEEE Std. 1532 for EPC2
configuration device
Supports programming through Serial Vector Format Files
(
.svf
), Jam
TM
Standard Test and Programming Language
(STAPL) Files (
.jam
), Jam STAPL Byte-Code Files (
.jbc
), and the
MAX+PLUS II software via the MasterBlaster
TM
,
ByteBlasterMV
TM
, or BitBlaster
TM
download cable
nINIT_CONF
pin allows a JTAG instruction to initiate device
configuration
Can be programmed with Programmer Object Files (
.pof
) for
EPC1 and EPC1441 devices
Available in 20-pin PLCC and 32-pin TQFP packages
相關(guān)PDF資料
PDF描述
EPC4 Configuration Devices for SRAM-Based LUT Devices
EPC8 Configuration Devices for SRAM-Based LUT Devices
EPC1 433800612
EPC1 Configuration Devices for SRAM-Based LUT Devices
EPC1064 Configuration Devices for SRAM-Based LUT Devices
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPC-20 制造商:Curtis Industries 功能描述:Conn Barrier Strip 20 POS 9.52mm Solder ST Thru-Hole 15A
EPC2001 功能描述:TRANS GAN 100V 25A BUMPED DIE RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> FET - 單 系列:eGaN® 標準包裝:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金屬氧化物 FET 特點:邏輯電平門 漏極至源極電壓(Vdss):200V 電流 - 連續(xù)漏極(Id) @ 25° C:18A 開態(tài)Rds(最大)@ Id, Vgs @ 25° C:180 毫歐 @ 9A,10V Id 時的 Vgs(th)(最大):4V @ 250µA 閘電荷(Qg) @ Vgs:72nC @ 10V 輸入電容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安裝類型:通孔 封裝/外殼:TO-220-3 整包 供應(yīng)商設(shè)備封裝:TO-220FP 包裝:管件
EPC2001C 功能描述:TRANS GAN 100V 36A BUMPED DIE 制造商:epc 系列:eGaN? 包裝:剪切帶(CT) 零件狀態(tài):有效 FET 類型:GaNFET N 通道,氮化鎵 FET 功能:標準 漏源極電壓(Vdss):100V 電流 - 連續(xù)漏極(Id)(25°C 時):36A(Ta) 不同?Id,Vgs 時的?Rds On(最大值):7 毫歐 @ 25A,5V 不同 Id 時的 Vgs(th)(最大值):2.5V @ 5mA 不同 Vgs 時的柵極電荷(Qg):9nC @ 5V 不同 Vds 時的輸入電容(Ciss):900pF @ 50V 功率 - 最大值:- 工作溫度:-40°C ~ 150°C(TJ) 安裝類型:表面貼裝 封裝/外殼:模具 供應(yīng)商器件封裝:模具剖面(11 焊條) 標準包裝:1
EPC2007 功能描述:TRANS 100V 30MO BUMPED DIE RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> FET - 單 系列:eGaN® 標準包裝:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金屬氧化物 FET 特點:邏輯電平門 漏極至源極電壓(Vdss):200V 電流 - 連續(xù)漏極(Id) @ 25° C:18A 開態(tài)Rds(最大)@ Id, Vgs @ 25° C:180 毫歐 @ 9A,10V Id 時的 Vgs(th)(最大):4V @ 250µA 閘電荷(Qg) @ Vgs:72nC @ 10V 輸入電容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安裝類型:通孔 封裝/外殼:TO-220-3 整包 供應(yīng)商設(shè)備封裝:TO-220FP 包裝:管件
EPC2007C 功能描述:TRANS GAN 100V 6A BUMPED DIE 制造商:epc 系列:eGaN? 包裝:剪切帶(CT) 零件狀態(tài):有效 FET 類型:GaNFET N 通道,氮化鎵 FET 功能:標準 漏源極電壓(Vdss):100V 電流 - 連續(xù)漏極(Id)(25°C 時):6A(Ta) 不同?Id,Vgs 時的?Rds On(最大值):30 毫歐 @ 6A,5V 不同 Id 時的 Vgs(th)(最大值):2.5V @ 1.2mA 不同 Vgs 時的柵極電荷(Qg):2.2nC @ 5V 不同 Vds 時的輸入電容(Ciss):220pF @ 50V 功率 - 最大值:- 工作溫度:-40°C ~ 150°C(TJ) 安裝類型:表面貼裝 封裝/外殼:模具 供應(yīng)商器件封裝:模具剖面(5 焊條) 標準包裝:1