- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362743 > EPC8 (Altera Corporation) Configuration Devices for SRAM-Based LUT Devices PDF資料下載
參數(shù)資料
| 型號： | EPC8 |
| 廠商： | Altera Corporation |
| 英文描述： | Configuration Devices for SRAM-Based LUT Devices |
| 中文描述： | 配置SRAM器件基于LUT的器件 |
| 文件頁數(shù)： | 1/36頁 |
| 文件大?。?/td> | 283K |
| 代理商： | EPC8 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Altera Corporation
1
Configuration Devices for
SRAM-Based LUT Devices
February 2002, ver. 12.1
Data Sheet
DS-EPROM-12.1
Features
■
Serial device family for configuring APEX
TM
II, APEX 20K (including
APEX 20K, APEX 20KC, and APEX 20KE), Mercury
TM
, ACEX
1K,
and FLEX
(FLEX 6000, FLEX 10KE, and FLEX 10KA) devices
Easy-to-use 4-pin interface to APEX II, APEX 20K, Mercury, ACEX,
and FLEX devices
Low current during configuration and near-zero standby current
5.0-V and 3.3-V operation
Software design support with the Altera
Quartus
II and
MAX+PLUS
II development systems for Windows-based PCs as
well as Sun SPARCstation, and HP 9000 Series 700/800
Programming support with Altera’s Master Programming Unit
(MPU) and programming hardware from Data I/O,
BP Microsystems, and other manufacturers
Available in compact plastic packages (see
Figures 1
and
2
)
–
8-pin plastic dual in-line package (PDIP)
–
20-pin plastic J-lead chip carrier (PLCC) package
–
32-pin plastic thin quad flat pack (TQFP) package
–
100-pin plastic thin quad flat pack (TQPF) package
–
88-pin Ultra FineLine BGA
TM
package
EPC2 device has reprogrammable Flash configuration memory
–
5.0-V and 3.3-V in-system programmability (ISP) through the
built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG)
interface
–
Built-in JTAG boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1
–
ISP circuitry is compatible with IEEE Std. 1532 for EPC2
configuration device
–
Supports programming through Serial Vector Format Files
(
.svf
), Jam
TM
Standard Test and Programming Language
(STAPL) Files (
.jam
), Jam STAPL Byte-Code Files (
.jbc
), and the
MAX+PLUS II software via the MasterBlaster
TM
,
ByteBlasterMV
TM
, or BitBlaster
TM
download cable
–
nINIT_CONF
pin allows a JTAG instruction to initiate device
configuration
–
Can be programmed with Programmer Object Files (
.pof
) for
EPC1 and EPC1441 devices
–
Available in 20-pin PLCC and 32-pin TQFP packages
■
■
■
■
■
■
■
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPC1 | 433800612 |
| EPC1 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064V | Configuration Devices for SRAM-Based LUT Devices |
| EPC1213 | Configuration Devices for SRAM-Based LUT Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC-8 | 制造商:Curtis Industries 功能描述: |
| EPC8002 | 功能描述:TRANS GAN 65V 2.7A BUMPED DIE 制造商:epc 系列:eGaN? 包裝:剪切帶（CT） 零件狀態(tài):有效 FET 類型:GaNFET N 通道，氮化鎵 FET 功能:標(biāo)準(zhǔn) 漏源極電壓（Vdss）:65V 電流 - 連續(xù)漏極（Id）（25°C 時）:2A（Ta） 不同?Id，Vgs 時的?Rds On（最大值）:530 毫歐 @ 500mA，5V 不同 Id 時的 Vgs（th）（最大值）:2.5V @ 250μA 不同 Vgs 時的柵極電荷（Qg）:- 不同 Vds 時的輸入電容（Ciss）:21pF @ 32.5V 功率 - 最大值:- 工作溫度:-40°C ~ 150°C（TJ） 安裝類型:表面貼裝 封裝/外殼:模具 供應(yīng)商器件封裝:模具 標(biāo)準(zhǔn)包裝:1 |
| EPC8002ENGR | 制造商:Efficient Power Conversion 功能描述:TRANS GAN 65V 2A BUMPED DIE |
| EPC8002TENGR | 制造商:Efficient Power Conversion 功能描述:TRANS GAN 65V 2A BUMPED DIE |
| EPC8003ENGR | 制造商:Efficient Power Conversion 功能描述:TRAN GAN 100V 2.5A BUMPED DIE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。