參數(shù)資料
型號: EP910
廠商: Altera Corporation
英文描述: Classic EPLD Family(典型EPLD系列器件)
中文描述: 經(jīng)典系列可編程邏輯器件(典型可編程邏輯器件系列器件)
文件頁數(shù): 5/15頁
文件大小: 227K
代理商: EP910
Altera Corporation
973
AN 78: Understanding MAX 5000 & Classic Timing
Figure 1. Single-LAB MAX 5000 Device Timing Model
Figure 2
shows the timing model for the multi-LAB MAX 5000 devices:
the EPM5064, EPM5128, EPM5130, and EPM5192 devices. In multi-LAB
devices, the PIA routes signals between different LABs. All I/O inputs
enter the logic array through the PIA. Signals routed through the PIA
incur an additional delay.
Figure 2. Multi-LAB MAX 5000 Device Timing Model
I/O
Delay
t
IO
Logic Array
Delay
t
LAD
Input
Delay
t
IN
Logic Array
Control Delay
t
LAC
Feedback
Delay
t
FD
Output
Delay
t
OD
t
XZ
t
ZX
Register
Delay
t
RD
t
COMB
t
LATCH
t
CLR
t
PRE
t
SU
t
H
Shared Expander
Delay
t
SEXP
Array
Clock Delay
t
IC
Global Clock
Delay
t
ICS
PIA
Delay
t
PIA
Logic Array
Delay
t
LAD
Input
Delay
t
IN
Logic Array
Control Delay
t
LAC
Feedback
Delay
t
FD
Output
Delay
t
OD
t
XZ
t
ZX
Register
Delay
t
RD
t
COMB
t
LATCH
t
CLR
t
PRE
t
SU
t
H
Shared Expander
Delay
t
SEXP
Array
Clock Delay
t
IC
Global Clock
Delay
t
ICS
I/O
Delay
t
IO
相關(guān)PDF資料
PDF描述
EP7209 Ultra-Low-Power Audio Decoder System-on-Chip
EP7211 HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7211-CP-A HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7211-CV-A HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7212 HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line
EP9100-RC 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines
EP9101 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines
EP9101-RC 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines
EP9102 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line