- 您現(xiàn)在的位置：買賣IC網 > PDF目錄362742 > EP910 (Altera Corporation) Classic EPLD Family(典型EPLD系列器件) PDF資料下載
參數資料
| 型號： | EP910 |
| 廠商： | Altera Corporation |
| 英文描述： | Classic EPLD Family(典型EPLD系列器件) |
| 中文描述： | 經典系列可編程邏輯器件（典型可編程邏輯器件系列器件） |
| 文件頁數： | 13/15頁 |
| 文件大?。?/td> | 227K |
| 代理商： | EP910 |
Altera Corporation
981
AN 78: Understanding MAX 5000 & Classic Timing
For Classic devices, the second bit of the
7483
adder macrofunction,
s2
,
requires shared expanders. The equations are as follows:
S2
_EQ003 = A2 & B1 & B2 & C0
# A1 & A2 & B2 & !_LC017
# !A2 & B1 & !B2 & C0
# A1 & !A2 & !B2 & !_LC017
# !A2 & !B1 & B2 & !_LC018
# !A1 & !A2 & B2 & !C0
# A2 & !B1 & !B2 & !_LC018
# !A1 & A2 & !B2 & !C0;
_LC017 = LCELL(_EQ010);
_EQ010 = !B1 & !C0;
_LC018 = LCELL(_EQ011);
_EQ011 = A1 & C0;
:
= LCELL(_EQ003);
Figure 8
shows how you can map the logic structure onto the Classic
architecture with these equations. The timing delay for
s2
in Classic
devices is shown below:
t
IN
+ t
LAD
+ t
FD
+ t
LAD
+ t
OD
相關PDF資料 |
PDF描述 |
|---|---|
| EP7209 | Ultra-Low-Power Audio Decoder System-on-Chip |
| EP7211 | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CP-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7212 | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EP9100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line |
| EP9100-RC | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines |
| EP9101 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines |
| EP9101-RC | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines |
| EP9102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line |
發(fā)布緊急采購，3分鐘左右您將得到回復。