- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP910 (Altera Corporation) Classic EPLD Family(典型EPLD系列器件) PDF資料下載
參數(shù)資料
| 型號(hào)： | EP910 |
| 廠商： | Altera Corporation |
| 英文描述： | Classic EPLD Family(典型EPLD系列器件) |
| 中文描述： | 經(jīng)典系列可編程邏輯器件（典型可編程邏輯器件系列器件） |
| 文件頁(yè)數(shù)： | 4/15頁(yè) |
| 文件大?。?/td> | 227K |
| 代理商： | EP910 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
972
Altera Corporation
AN 78: Understanding MAX 5000 & Classic Timing
t
SU
Global clock setup time. The time that data must be present at
the input pin before the global (synchronous) clock signal is
asserted at the clock pin.
t
H
Global clock hold time. The time that data must be present at
the input pin after the global clock signal is asserted at the clock
pin.
t
CO1
Global clock to output delay. The time required to obtain a valid
output after the global clock is asserted at the clock pin.
t
CNT
Minimum global clock period. The minimum period
maintained by a globally clocked counter.
t
ASU
Array clock setup time. The time data must be present at an
input pin before an array (asynchronous) clock signal is asserted
at the input pin.
t
AH
Array clock hold time. The time data must be present at an
input pin after an array clock signal is asserted at the input pin.
t
ACO1
Array clock to output delay. The time required to obtain a valid
output after an array clock signal is asserted at an input pin.
t
ACNT
Minimum array clock period. The minimum period maintained
by a counter when it is clocked by a signal from the array.
Timing Models
Timing models are simplified block diagrams that illustrate the
propagation delays through Altera devices. Logic can be implemented on
different paths. You can trace the actual paths used in your design by
examining the equations listed in the MAX+PLUS II Report File (
.rpt
) for
the project. You can then add up the appropriate internal timing
parameters to calculate the propagation delays through the device.
MAX 5000 Devices
The MAX 5000 architecture supports many functions. The macrocell array
provides registered, combinatorial, or flow-through latch operation. The
registers can be clocked from a global clock or through product-term
array clocks, and can be asynchronously preset and cleared. Separate
product terms control the output enable and logic inversion signals. The
array of shared expander product terms provides additional product
terms to implement complex logic.
The MAX 5000 family has single- and multi-LAB devices.
Figure 1
shows
the timing model for the single-LAB EPM5032 device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP7209 | Ultra-Low-Power Audio Decoder System-on-Chip |
| EP7211 | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CP-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7212 | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP9100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line |
| EP9100-RC | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines |
| EP9101 | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines |
| EP9101-RC | 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:28 Pin SMD 5 Tap TTL Compatible Active Delay Lines |
| EP9102 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Tapped Delay Line |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。