- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC300-33VI (Advanced Micro Devices, Inc.) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC300-33VI |
| 廠商： | Advanced Micro Devices, Inc. |
| 元件分類： | 32位微控制器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 高度集成，低功耗，32位微控制器 |
| 文件頁(yè)數(shù)： | 55/139頁(yè) |
| 文件大?。?/td> | 1388K |
| 代理商： | ELANSC300-33VI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
élanSC300 Microcontroller Data Sheet
55
P R E L I M I N A R Y
PMC and PGP Pins
The élanSC300 microcontroller supports five power
management control (PMC) pins and four programma-
ble general purpose (PGP) pins. The PMC pins can be
used to control the VCC rails of peripheral devices. The
PMC pins are related to the operating modes of the
élanSC300 microcontroller PMU. The PGP pins can be
used as general I/O chip selects for various uses.
The PMC4–PMC0 pins are controlled by Configuration
Registers at Indexes 80h, 81h, ABh, and ACh. Each
pin can be programmed to be activated upon entry into
any of the PMU modes or driven directly by software.
PMC0 can be activated when the system is in High-
Speed PLL or Low-Speed PLL modes; PMC1 when the
system is in Doze mode; PMC2 when the system is in
Sleep mode; PMC3 and PMC4 when the system is in
Suspend mode; or just about any other combination.
These pins can then be used by the system designer to
shut off power to particular peripherals when the sys-
tem enters certain modes, just as internal clocks are
slowed or stopped in these modes. Upon the rising
edge of RESIN, PMC0, PMC1, PMC2, and PMC4 are
asserted Low and PMC3 is asserted High. Prior to this
edge, these signals are undefined.
The élanSC300 microcontroller can be programmed to
reset a timer when an I/O access to a preset address
range is detected. If no I/O activity in that range occurs
before the timer expires, the élanSC300 microcontrol-
ler can assert a PMC signal to turn off the device. When
S/W accesses that address range later, the élanSC300
microprocessor can generate a System Management
Interrupt (SMI) to the processor, which then activates
an SMI handler routine. This routine then can deter-
mine the cause of the SMI and take appropriate action,
such as powering the I/O device back on.
The PGP3–PGP0 pins are controlled by several config-
uration registers (70h, 74h, 89h, 91h, 94h, 95h, 9Ch,
A3h, and A4h) and their behavior is very flexible. PGP0
and PGP1 can be programmed as input or output.
PGP2 and PGP3 are dedicated outputs. PGP1 and
PGP3 can be gated with I/O reads, PGP0 and PGP2
can be gated with I/O writes, or each can act as an ad-
dress decode for a chip select.
Micro Power Off Mode
Micro Power Off mode is the power management mode
that is used for battery backup.
Micro Power Off mode allows the system designer to
remove power from the VCC1, VSYS, VSYS2, VCC5,
and optionally, VMEM power inputs to the microcontrol-
ler. This allows the RTC timer and RAM contents to be
kept valid by using a battery back-up power source on
the VCC core and AVCC pins, which typically should
use only 25
μ
A in this mode.
The following paragraphs describe the élanSC300 mi-
crocontroller in Micro Power Off mode. The following
are distinctive characteristics:
n
Minimum Power Consumption mode (approxi-
mately 25
μ
A typical, AVCC, and Core VCC com-
bined; AVCC and VCC are mandatory for Micro
Power Off mode).
n
Allows the system designer to utilize the internal
RTC and RTC RAM to maintain time, date, and
system configuration data while the other system
peripherals are powered off.
n
Provides the system designer with the option of
keeping the system DRAM powered and refreshed
while other system peripherals are powered off.
Self-refresh and CAS-before-RAS refresh DRAMs
are supported.
n
Minimal external logic required to properly control
power supplies and/or power switching.
n
No external buffering required to properly power
down system hardware.
The élanSC300 microcontroller allows a system de-
signer to easily maintain the internal RTC and RTC
RAM and optionally, the DRAM interface, while the rest
of the system peripherals attached directly to the de-
vice are powered off. All élanSC300 microcontroller
power pins associated with the I/O pins of external
powered-off peripherals must be powered down also.
This, in addition to internal termination, provides the re-
quired isolation to allow the external peripherals to be
powered off.
Automatically controlled internal I/O termination is pro-
vided to terminate the internal nodes of the élanSC300
microcontroller properly when required.
The DRAM CAS-before-RAS, or self-refresh, can be
maintained by the élanSC300 microcontroller in this
Micro Power State, if configured to do so, utilizing the
32-kHz oscillator. This clock continues to drive the RTC
and a portion of the core logic. See the élan
TM
SC300
and élan
TM
SC310 Microcontrollers Solution For Sys-
tems Using a Back-up Battery Application Note
, order
#20746 for more information about the 32-kHz oscilla-
tor and the RTC. The VMEM power plane (DRAM/
SRAM section power) must remain powered on if the
CAS-before-RAS refresh option is selected while in the
Micro Power state. The VMEM power plane must also
remain powered on if the self-refresh option is selected
and the specific DRAM device requires any of its con-
trol pins (i.e., WE, CAS, RAS, etc.) to remain inactive in
the Self-Refresh mode. If this is not required, it may be
possible for the system designer to remove power from
the VMEM pins when entering the Micro Power state,
even when the Self-Refresh mode DRAMs remain
powered on.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC400-100AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-33AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-33AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-66AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-66AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC300WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC310 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller |
| ELANSC310-25 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
| ELANSC310-25KC | 制造商:ADVANCED MICRO DEVICES,INC 功能描述: |
| ELANSC310-25KI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。