參數(shù)資料
型號(hào): ELANSC300-33VI
廠商: Advanced Micro Devices, Inc.
元件分類: 32位微控制器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 高度集成,低功耗,32位微控制器
文件頁(yè)數(shù): 44/139頁(yè)
文件大?。?/td> 1388K
代理商: ELANSC300-33VI
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
44
élanSC300 Microcontroller Data Sheet
P R E L I M I N A R Y
IRQ15, IRQ14, I
RQ12–IRQ9, IRQ7–IRQ3, IRQ1
Interrupt Request
(Inputs; Rising Edge/Active High Trigger)
Interrupt Request input pins signal the internal 8259
compatible interrupt controller that an I/O device needs
servicing.
IRQ3 and IRQ6 are shared with PIRQ0 and PIRQ1.
IRQ0 is internally connected to the counter/timer, and
IRQ8 is internally connected to the real-time clock.
IRQ2 is used for cascading, and IRQ13 is reserved.
IRQ0, IRQ2, IRQ8, and IRQ13 are not available exter-
nally.
Note:
IRQ4, IRQ12, and IRQ15 are also available in
the Local Bus pin configuration.
LA23–LA17
Latchable ISA Address Bus (Outputs)
These are the ISA latchable address signals. These
signals are valid early in the bus cycle so that external
peripherals may have time to decode the address and
return certain control feedback signals such as
MCS16.
LMEG
Address is in Low Meg (Output; Active Low)
This signal is active (Low) whenever the address for
the current cycle is in the first Mbyte of memory ad-
dress space (SA23 = SA22 = SA21 = SA20 = 0).
Note:
LMEG
should not be used to generate SMEMR
or SMEMW
. Instead, address lines SA23–SA20 should
be decoded. For more information about
LMEG
, see the
élan
TM
SC300 and élan
TM
SC310 Devices’ ISA Bus
Anomalies Application Note
, order #20747.
JTAG BOUNDARY SCAN INTERFACE
The élanSC300 microcontroller provides an IEEE Std
1149.1-1990 (JTAG) compliant Standard Test Access
Port (TAP) and Boundary-Scan Architecture.
The boundary-scan test logic consists of a boundary
scan register and support logic that are accessed
through the TAP. The TAP provides a simple serial in-
terface that makes it possible to test the microcontroller
and system hardware in a production environment.
The TAP contains extensions that allow a hardware-
development system to control and observe the micro-
controller without interposing hardware between the
microcontroller and the system.
The TAP can be controlled via a bus master. The bus
master can be either automatic test equipment or a
component (PLD) that interfaces to the four-pin test
bus.
The JTAG pins described here are shared pin func-
tions. They are enabled by the JTAGEN signal.
JTAGEN
JTAG Enable (Input; Active High)
This pin enables the JTAG pin functions. When it is
High, the JTAG interface is enabled. When it is Low, the
JTAG pin functions are disabled and the pins are con-
figured to their default functions. See the Pin Designa-
tions, System Interface, and Miscellaneous Interface
tables for the JTAG pin default function descriptions.
For more information, see “System Test and Debug” on
page 74.
[TCK]
Test Clock (Input)
Test clock is a JTAG input clock that is used to access
the test access port when JTAGEN is active.
[TDI]
Test Data Input (Input)
Test data Input is the serial input stream for JTAG scan
input data when JTAGEN is active.
[TDO]
Test Data Output (3-State Output)
Test data Output is the serial output stream for JTAG
scan result data when JTAGEN is active.
[TMS]
Test Mode Select (Input)
Test Mode Select is an input for controlling the Test Ac-
cess Port when JTAGEN is active.
RESET AND POWER
See the Voltage Partitioning section on page 95 for
more information about power.
AGND
Analog Ground pin
This pin is the ground for the analog circuitry and is bro-
ken out separately from the other GND pins making it
possible to filter AGND in a system that has a lot of
noise on the ground plane. In most applications, AGND
is tied directly to the ground plane with the other ground
pins on the microcontroller.
AVCC
3.3 V (only) Supply Pin
This supply pin provides power to the analog section of
the élanSC300 microcontroller’s internal PLLs. Ex-
treme care should be taken that this supply voltage is
isolated properly to provide a clean, noise-free voltage
to the PLLs
相關(guān)PDF資料
PDF描述
ELANSC400-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-33AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-66AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-66AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300WW WAF 制造商:Advanced Micro Devices 功能描述:
ELANSC310 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller
ELANSC310-25 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25KC 制造商:ADVANCED MICRO DEVICES,INC 功能描述:
ELANSC310-25KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller