- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > AD9995KCPZ (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 56-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9995KCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/60頁 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 30mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9995
–16–
VERTICAL TIMING GENERATION
The AD9995 provides a very flexible solution for generating
vertical CCD timing, and can support multiple CCDs and dif-
ferent system architectures.The 6-phase vertical transfer clocks
V1–V6 are used to shift each line of pixels into the horizontal
output register of the CCD.The AD9995 allows these outputs to
be individually programmed into various readout configurations
using a 4-step process.
Figure 15 shows an overview of how the vertical timing is gener-
ated in four steps. First, the individual pulse patterns for V1–V6
are created by using the vertical pattern group registers. Second,
the V-pattern groups are used to build the sequences, where
additional information is added.Third, the readout for an entire
field is constructed by dividing the field into different regions and
then assigning a sequence to each region. Each field can contain
up to seven different regions to accommodate different steps of
the readout such as high speed line shifts and unique vertical line
transfers. Up to six different fields may be created. Finally, the
Mode register allows the different fields to be combined into any
order for various readout configurations.
REGION 0: USE V-SEQUENCE 3
REGION 1: USE V-SEQUENCE 2
REGION 2: USE V-SEQUENCE 1
REGION 0: USE V-SEQUENCE 3
REGION 1: USE V-SEQUENCE 2
REGION 2: USE V-SEQUENCE 1
REGION 0: USE V-SEQUENCE 2
REGION 1: USE V-SEQUENCE 0
REGION 3: USE V-SEQUENCE 0
REGION 4: USE V-SEQUENCE 2
CREATE THE VERTICAL PATTERN GROUPS
(MAXIMUM OF 10 GROUPS).
BUILD THE V-SEQUENCES BY ADDING LINE START
POSITION, # OF REPEATS, AND HBLK/CLPOB PULSES
(MAXIMUM OF 10 V-SEQUENCES).
V-SEQUENCE 0
(VPAT0, 1 REP)
BUILD EACH FIELD BY DIVIDING INTO DIFFERENT REGIONS,
AND ASSIGNING A DIFFERENT V-SEQUENCE TO EACH
(MAXIMUM OF 7 REGIONS IN EACH FIELD)
(MAXIMUM OF 6 FIELDS).
V1
V2
V5
V6
V1
V2
V3
V4
FIELD 0
FIELD 1
FIELD 2
REGION 2: USE V-SEQUENCE 3
USE THE MODE REGISTER TO CONTROL WHICH FIELDS
ARE USED, AND IN WHAT ORDER
(MAXIMUM OF 7 FIELDS MAY BE COMBINED IN ANY ORDER).
FIELD 0
FIELD 1
FIELD 2
FIELD 3
FIELD 4
FIELD 5
FIELD 1
FIELD 4
FIELD 2
V4
V3
V5
V6
V-SEQUENCE 1
(VPAT9, 2 REP)
V-SEQUENCE 2
(VPAT9, N REP)
VPAT 0
V1
V2
V5
V6
V4
V3
V1
V2
V5
V6
V4
V3
V1
V2
V5
V6
V4
V3
VPAT 9
Figure 15. Summary of VerticalTiming Generation
REV. 0
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADA4424-6ARUZ | IC FILTR VID6CH SD/ED/HD 38TSSOP |
| ADATE302-02BBCZ | IC DCL ATE 500MHZ DUAL 84CSPBGA |
| ADATE304BBCZ | IC DCL ATE 200MHZ DUAL 84CSPBGA |
| ADATE305BSVZ | IC DCL ATE 250MHZ DUAL 100TQFP |
| ADAU1328BSTZ | IC CODEC 24BIT 2ADC/8DAC 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
| AD9996BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD-9FT4-B2 | 制造商:Pan Pacific 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。