參數(shù)資料
型號: AD9995KCPZ
廠商: Analog Devices Inc
文件頁數(shù): 13/60頁
文件大小: 0K
描述: IC CCD SIGNAL PROCESSOR 56-LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 30mA
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 56-LFCSP-VQ(8x8)
包裝: 托盤
AD9995
–20–
Generating Line Alternation for V-Sequence and HBLK
During low resolution readout, some CCDs require a different
number of vertical clocks on alternate lines.The AD9995 can
support this by using the VPATREPO and VPATREPE regis-
ters.This allows a different number of VPAT repetitions to be
programmed on odd and even lines. Note that only the number
of repeats can be different in odd and even lines, but the VPAT
group remains the same.
Additionally, the HBLK signal can also be alternated for odd
and even lines. When the HBLKALT register is set high, the
HBLK TOG1 and TOG2 positions will be used on odd lines
and the TOG3–TOG6 positions will be used on even lines.
This allows the HBLK interval to be adjusted on odd and even
lines if needed.
Figure 19 shows an example of VPAT repetition alternation and
HBLK alternation used together. It is also possible to use VPAT
and HBLK alternation separately.
Second V-Pattern Group during VSG Active Line
Most CCDs require additional vertical timing during the sensor
gate line.The AD9995 supports the option to output a second
V-pattern group for V1–V6 during the line when the sensor gates
VSG1–VSG5 are active. Figure 20 shows a typical VSG line, which
includes two separate sets of V-pattern groups for V1–V6.The
V-pattern group at the start of the VSG line is selected in the same
manner as the other regions, using the appropriate VSEQSEL
register.The second V-pattern group, unique to the VSG line, is
selected using the VPATSECOND register, located with the Field
registers.The start position of the second VPAT group uses the
VPATLEN register from the selected VPAT registers. Because
the VPATLEN register is used as the start position and not as the
VPAT length, it is not possible to program multiple repetitions
for the second VPAT group.
V1
V2
VPATREPO = 2
V6
HD
VPATREPE = 5
VPATREPO = 2
NOTES
1. THE NUMBER OF REPEATS FOR THE V-PATTERN GROUP MAY BE ALTERNATED ON ODD AND EVEN LINES.
2. THE HBLK TOGGLE POSITIONS MAY BE ALTERNATED BETWEEN ODD AND EVEN LINES IN ORDER TO GENERATE DIFFERENT HBLK PATTERNS FOR ODD/EVEN LINES.
HBLK
TOG1
TOG2
TOG3
TOG4
TOG1
TOG2
Figure 19. Odd/Even Line Alternation of VPAT Repetitions and HBLKToggle Positions
V1
V2
V6
HD
VSG
2ND VPAT GROUP
START POSITION FOR 2ND VPAT GROUP
USES VPATLEN REGISTER
Figure 20. Example of Second VPAT Group during Sensor Gate Line
REV. 0
OBSOLETE
相關(guān)PDF資料
PDF描述
ADA4424-6ARUZ IC FILTR VID6CH SD/ED/HD 38TSSOP
ADATE302-02BBCZ IC DCL ATE 500MHZ DUAL 84CSPBGA
ADATE304BBCZ IC DCL ATE 200MHZ DUAL 84CSPBGA
ADATE305BSVZ IC DCL ATE 250MHZ DUAL 100TQFP
ADAU1328BSTZ IC CODEC 24BIT 2ADC/8DAC 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9995KCPZRL 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9995KCPZRL7 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9996BBCZ 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk
AD9996BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD-9FT4-B2 制造商:Pan Pacific 功能描述: