AD9995
–35–
Table XIV. Standby Mode Operation
I/O Block
Standby 3 (Default)1, 2
OUT_CONT = LO2, 3
Standby 23, 4
Standby 13, 4
AFE
OFF
No Change
OFF
Only REFT, REFB ON
Timing Core
OFF
No Change
OFF
ON
CLO Oscillator
OFF
No Change
ON
CLO
HI
Running
V1
LO
V2
LO
V3
LO
V4
LO
V5
LO
HI
V6
LO
HI
VSG1
LO
HI
VSG2
LO
HI
VSG3
LO
HI
VSG4
LO
HI
VSG5
LO
HI
SUBCK
LO
HI
VSUB
LO
MSHUT
LO
STROBE
LO
H1
Hi-Z
LO
LO (4.3 mA)
H2
Hi-Z
HI
HI (4.3 mA)
H3
Hi-Z
LO
LO (4.3 mA)
H4
Hi-Z
HI
HI (4.3 mA)
RG
Hi-Z
LO
LO (4.3 mA)
VD
LO
VDHDPOL Value
VDHDPOL
VDHDPOL Value
VDHDPOL
Running
HD
LO
VDHDPOL Value
VDHDPOL
VDHDPOL Value
Running
DCLK
LO
Running
DOUT
LO
NOTES
1 To exit Standby 3, first write 00 to OPRMODE[1:0], then reset the Timing Core after ~500 s to guarantee proper settling of the oscillator.
2 Standby 3 mode takes priority over OUT_CONTROL for determining the output polarities.
3 These polarities assume OUT_CONT = HI because OUT_CONTROL = LO takes priority over Standby 1 and 2.
4 Standby 1 and 2 will set H and RG drive strength to minimum value (4.3 mA).
REV. 0
OBSOLETE