- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377002 > DSPE56007FJ50 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | DSPE56007FJ50 |
| 英文描述： | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| 中文描述： | 數(shù)字信號處理器| 24位|的CMOS | QFP封裝| 80腳|塑料 |
| 文件頁數(shù)： | 31/83頁 |
| 文件大?。?/td> | 382K |
| 代理商： | DSPE56007FJ50 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Specifications
RESET, Stop, Mode Select, and Interrupt Timing
MOTOROLA
DSP56007/D
2-7
RESET, STOP, MODE SELECT, AND INTERRUPT TIMING
Table 2-7
Reset, Stop, Mode Select, and Interrupt Timing (C
L
= 50 pF + 2 TTL Loads)
No.
Characteristics
Min
Max
Unit
10
Minimum RESET assertion width:
PLL disabled
PLL enabled
1
Mode Select Setup Time
Mode Select Hold Time
Minimum Edge-triggered Interrupt Request Assertion
Width
16a Minimum Edge-triggered Interrupt Request
Deassertation Width
18 Delay from IRQA, IRQB, NMI Assertion to GPIO Valid
Caused by First Interrupt Instruction Execution
22
Delay from General Purpose Output Valid to Interrupt
Request Deassertation for Level Sensitive Fast
Interrupts—If Second Interrupt Instruction is:
2
Single Cycle
Two Cycles
25
Duration of IRQA Assertion for Recovery from Stop State
27
Duration for Level Sensitive IRQA Assertion to ensure
interrupt service (when exiting “STOP”)
Stable External Clock, OMR Bit 6 = 1
Stable External Clock, PCTL Bit 17 = 1
25
×
T
C
2500
×
ET
C
21
0
13
—
—
—
—
—
ns
ns
ns
ns
ns
14
15
16
13
—
ns
12
×
T
C
+ T
H
—
ns
T
L
– 31
(2
×
T
C
) + T
L
– 31
—
ns
ns
ns
12
6
×
T
C
+ T
L
12
—
—
ns
ns
Note:
1.
This timing requirement is sensitive to the quality of the external PLL capacitor connected to the PCAP
pin. For capacitor values
less than or equal to
2 nF, asserting RESET according to this timing requirement
will ensure proper processor initialization for capacitors with a deltaC/ C
less than
0.5%. (This is typical
for ceramic capacitors.) For capacitor values
greater than
2 nF, asserting RESET according to this timing
requirement will ensure proper processor initialization for capacitors with a deltaC/ C
less than
0.01%.
(This is typical for Teflon, polystyrene, and polypropylene capacitors.) However, capacitors with values
greater than
2 nF with a deltaC/ C
greater than
0.01% may require longer RESET assertion to ensure
proper initialization.
When using fast interrupts and IRQA and IRQB are defined as level-sensitive, then timing 22 applies to
prevent multiple interrupt service. To avoid these timing restrictions, the Negative Edge-triggered
mode is recommended when using fast interrupts. Long interrupts are recommended when using
Level-sensitive mode.
2.
Figure 2-2
Reset Timing
RESET
10
V
IHR
AA0251
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPE56007FJ66 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPE56007FJ88 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPCOMMANDUM | Universal Command Converter for DSP User＇s Manual |
| DSPCOMMPARALLELUM | Parallel Port Command Converter for DSP User＇s Manual |
| DSPCOMMPCIUM | PCI Command Converter for DSP User＇s Manual |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPF3-S7-120V | 制造商:Black Box Corporation 功能描述:DIGITAL SIGNAGE POWER FILTER |
| DSPF3-S7-120V-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR DSPF3-S7-120V |
| DSPF3-S7-120V-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR DSPF3-S7-120V |
| DSPF56362PV100 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DSPFPK52 | 制造商:BARRY CONTROLS/VLIER 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。