- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377002 > DSPE56007FJ50 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | DSPE56007FJ50 |
| 英文描述： | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| 中文描述： | 數(shù)字信號處理器| 24位|的CMOS | QFP封裝| 80腳|塑料 |
| 文件頁數(shù)： | 13/83頁 |
| 文件大?。?/td> | 382K |
| 代理商： | DSPE56007FJ50 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Signal/Connection Descriptions
Interrupt and Mode Control
MOTOROLA
DSP56007/D
1-7
INTERRUPT AND MODE CONTROL
The interrupt and mode control signals select the DSP’s operating mode as it comes
out of hardware reset and receives interrupt requests from external sources after
reset.
Table 1-7
Interrupt and Mode Control Signals
Signal Name
Signal
Type
State during
Reset
Signal Description
MODA
IRQA
Input
Input (MODA)
Mode Select A
—This input signal has three functions:
to work with the MODB and MODC signals to select
the DSP’s initial operating mode,
to allow an external device to request a DSP
interrupt after internal synchronization, and
to turn on the internal clock generator when the DSP
is in the Stop processing state, causing the DSP to
resume processing.
MODA is read and internally latched in the DSP when the
processor exits the Reset state. The logic state present on the
MODA, MODB, and MODC pins selects the initial DSP
operating mode. Several clock cycles after leaving the Reset
state, the MODA signal changes to the external interrupt
request IRQA. The DSP operating mode can be changed by
software after reset.
External Interrupt Request A (IRQA)
—The IRQA input is a
synchronized external interrupt request. It may be
programmed to be level-sensitive or negative-edge-
triggered. When the signal is edge-triggered, triggering
occurs at a voltage level and is not directly related to the fall
time of the interrupt signal. However, as the fall time of the
interrupt signal increases, the probability that noise on IRQA
will generate multiple interrupts also increases.
While the DSP is in the Stop mode, asserting IRQA gates on
the oscillator and, after a clock stabilization delay, enables
clocks to the processor and peripherals. Hardware reset
causes this input to function as MODA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPE56007FJ66 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPE56007FJ88 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPCOMMANDUM | Universal Command Converter for DSP User＇s Manual |
| DSPCOMMPARALLELUM | Parallel Port Command Converter for DSP User＇s Manual |
| DSPCOMMPCIUM | PCI Command Converter for DSP User＇s Manual |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPF3-S7-120V | 制造商:Black Box Corporation 功能描述:DIGITAL SIGNAGE POWER FILTER |
| DSPF3-S7-120V-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR DSPF3-S7-120V |
| DSPF3-S7-120V-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR DSPF3-S7-120V |
| DSPF56362PV100 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DSPFPK52 | 制造商:BARRY CONTROLS/VLIER 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。