- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56852E (飛思卡爾半導體(中國)有限公司) 16-bit Digital Signal Controllers PDF資料下載
參數(shù)資料
| 型號： | DSP56852E |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | 16-bit Digital Signal Controllers |
| 中文描述： | 16位數(shù)字信號控制器 |
| 文件頁數(shù)： | 18/48頁 |
| 文件大?。?/td> | 731K |
| 代理商： | DSP56852E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
56852 Technical Data, Rev. 8
18
Freescale Semiconductor
V
DD
supply current (Core logic, memories, peripherals)
Run
1
Deep Stop
2
Light Stop
3
I
DD4
—
—
—
55
0.02
3.4
70
2.5
8
mA
mA
mA
V
DDIO
supply current (I/O circuity)
Run
5
Deep Stop
2
I
DDIO
—
—
40
0
50
300
mA
μ
A
V
DDA
supply current (analog circuity)
Deep Stop
2
I
DDA
—
60
120
μ
A
Low Voltage Interrupt
6
V
EI
—
2.5
2.85
V
Low Voltage Interrupt Recovery Hysteresis
V
EIH
—
50
—
mV
Power on Reset
7
POR
—
1.5
2.0
V
Note:
no DC loads; outputs unloaded. All ports configured as inputs; measured with all modules enabled. PLL set to 240MHz out.
Run (operating) I
DD
measured using external square wave clock source (f
osc
= 4MHz) into XTAL. All inputs 0.2V from rail;
1.
Running Core, performing 50% NOP and 50% FIR. Clock at 120 MHz.
2.
Deep Stop Mode - Operation frequency = 4 MHz, PLL set to 4 MHz, crystal oscillator.
3.
Light Stop Mode - Operation frequency = 120 MHz, PLL set to 240 MHz, crystal oscillator.
4.
I
DD
includes current for core logic, internal memories, and all internal peripheral logic circuitry.
Running core and performing external memory access. Clock at 120 MHz.
5.
6.
When V
DD
drops below V
EI
max value, an interrupt is generated.
Power-on reset occurs whenever the digital supply drops below 1.8V. While power is ramping up, this signal remains active
as long as the internal 2.5V is below 1.8V, no matter how long the ramp up rate is. The internally regulated voltage is typically
100mV less than V
DD
during ramp up until 2.5V is reached, at which time it self-regulates.
7.
Table 4-4 DC Electrical Characteristics (Continued)
Operating Conditions: V
SS
= V
SSIO
= V
SSA
= 0V, V
DD
= 1.62-1.98V, V
DDIO
= V
DDA
= 3.0–3.6V, T
A
= –40
°
to +120
°
C, C
L
< 50pF, f
op
= 120MHz
Characteristic
Symbol
Min
Typ
Max
Unit
相關PDF資料 |
PDF描述 |
|---|---|
| DSP56852VFE | 16-bit Digital Signal Controllers |
| DSP56853E | 16-bit Digital Signal Controllers |
| DSP56853FG120 | 16-bit Digital Signal Controllers |
| DSP56853FGE | 16-bit Digital Signal Controllers |
| DSP56854FGE | 16-bit Digital Signal Controllers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56852EVM | 制造商:Freescale Semiconductor 功能描述:IC's |
| DSP56852EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56852 Evaluation Module User＇s Manual |
| DSP56852PB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56852 Digital Signal Processor Product Brief |
| DSP56852UM | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User＇s Manual |
| DSP56852UMAD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56852UM Rev 2.0 Addendum |
發(fā)布緊急采購，3分鐘左右您將得到回復。