參數(shù)資料
型號(hào)： DSP56852E
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述： 16-bit Digital Signal Controllers
中文描述： 16位數(shù)字信號(hào)控制器
文件頁(yè)數(shù)： 14/48頁(yè)
文件大?。?/td> 731K
代理商： DSP56852E
56852 Technical Data, Rev. 8
14
Freescale Semiconductor
D5
RESET
Input
Reset (RESET)
—This input is a direct hardware reset on the processor.
When RESET is asserted low, the controller is initialized and placed in
the Reset state. A Schmitt trigger input is used for noise immunity.
When the RESET pin is deasserted, the initial Chip Operating mode is
latched from the D[15:13] pins. The internal reset signal will be
deasserted synchronous with the internal clocks, after a fixed number of
internal clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware reset is required and it is necessary not
to reset the JTAG/Enhanced OnCE module. In this case, assert
RESET, but do not assert TRST.
C6
TCK
Input
Test Clock Input (TCK)
—This input pin provides a gated clock to
synchronize the test logic and shift serial data to the JTAG/Enhanced
OnCE port. The pin is connected internally to a pull-down resistor.
B7
TDI
Input
Test Data Input (TDI)
—This input pin provides a serial input data
stream to the JTAG/Enhanced OnCE port. It is sampled on the rising
edge of TCK and has an on-chip pull-up resistor.
A8
TDO
Output
Test Data Output (TDO)
—This tri-statable output pin provides a serial
output data stream from the JTAG/Enhanced OnCE port. It is driven in
the Shift-IR and Shift-DR controller states, and changes on the falling
edge of TCK.
C7
TMS
Input
Test Mode Select Input (TMS)
—This input pin is used to sequence the
JTAG TAP controller’s state machine. It is sampled on the rising edge of
TCK and has an on-chip pull-up resistor.
Note:
Always tie the TMS pin to V
DD
through a 2.2K resistor.
D6
TRST
Input
Test Reset (TRST)
—As an input, a low signal on this pin provides a
reset signal to the JTAG TAP controller. To ensure complete hardware
reset, TRST should be asserted whenever RESET is asserted. The only
exception occurs in a debugging environment, since the Enhanced
OnCE/JTAG module is under the control of the debugger. In this case it
is not necessary to assert TRST when asserting RESET. Outside of a
debugging environment RESET should be permanently asserted by
grounding the signal, thus disabling the Enhanced OnCE/JTAG module
on the device.
Note:
to be used in a debugging environment, TRST may be tied to V
SS
through a 1K
resistor.
For normal operation, connect TRST directly to V
SS
. If the design is
B8
DE
Input
/Output
Debug Even (DE)
— is an open-drain, bidirectional, active low signal.
As an input, it is a means of entering Debug mode of operation from an
external command controller. As an output, it is a means of
acknowledging that the chip has entered Debug mode.
Table 3-1. 56852 Signal and Package Information for the 81-pin MAPBGA (Continued)
Pin No.
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
DSP56853FG120 16-bit Digital Signal Controllers
DSP56853FGE 16-bit Digital Signal Controllers
DSP56854FGE 16-bit Digital Signal Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56852EVM 制造商:Freescale Semiconductor 功能描述:IC's
DSP56852EVMUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56852 Evaluation Module User＇s Manual
DSP56852PB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56852 Digital Signal Processor Product Brief
DSP56852UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Digital Signal Processor User＇s Manual
DSP56852UMAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56852UM Rev 2.0 Addendum
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*