參數(shù)資料
型號(hào)： DSP56004FJ81
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類(lèi)： 數(shù)字信號(hào)處理
英文描述： SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
中文描述： Symphony音頻DSP系列的24位數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 21/82頁(yè)
文件大?。?/td> 636K
代理商： DSP56004FJ81
Signal/Connection Descriptions
Serial Audio Interface (SAI)
MOTOROLA
DSP56004/D, Rev. 3
1-15
SAI Transmitter Section
Table 1-10
Serial Audio Interface (SAI) Transmitter signals
Signal
Name
Signal
Type
State
during
Reset
Signal Description
SDO0
Output
Driven
High
Serial Data Output 0 (SDO0)
—SDO0 is the serial output for
transmitter 0. SDO0 is driven high if transmitter 0 is disabled,
during individual reset, hardware reset, and software reset,
or when the DSP is in the Stop state.
SDO1
Output
Driven
High
Serial Data Output 1 (SDO1)
—SDO1 is the serial output for
transmitter 1. SDO1 is driven high if transmitter 1 is disabled,
during individual reset, hardware reset and software reset, or
when the DSP is in the Stop state.
SDO2
Output
Driven
High
Serial Data Output 2 (SDO2)
—SDO2 is the serial output for
transmitter 2. SDO2 is driven high if transmitter 2 is disabled,
during individual reset, hardware reset and software reset, or
when the DSP is in the Stop state.
SCKT
Input or
Output
Tri-stated
Serial Clock
Transmit (SCKT)
—This signal provides the
clock for the SAI. SCKT can be an output if the transmit
section is configured as a master, or a Schmitt-trigger input if
the transmit section is configured as a slave. When the SCKT
is an output, it provides an internally generated SAI transmit
clock to external circuitry. When the SCKT is an input, it
allows external circuitry to clock data out of the SAI.
Note:
SCKT is high impedance if all transmitters are disabled
(individual reset), during hardware reset, software reset, or
while the DSP is in the Stop state. While in the high
impedance state, the internal input buffer is disconnected
from the pin and no external pull-up is necessary.
WST
Input or
Output
Tri-stated
Word Select Transmit (WST)
—WST is an output if the
transmit section is programmed as a master, and a Schmitt-
trigger input if it is programmed as a slave. WST is used to
synchronize the data word and select the left/ right portion of
the data sample.
Note:
WST is high impedance if all transmitters are disabled
(individual reset), during hardware or software reset, or
while the DSP is in the Stop state. While in the high
impedance state, the internal input buffer is disconnected
from the pin and no external pull-up is necessary.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
DSP56004ROM SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56721 SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSPA56720AG SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSPA56721AF SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
DSPA56721AG SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56004ROM 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004UM 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56004 24-Bit Digital Signal Processor User＇s Manual Revision 1
DSP56004UM/AD 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56005DS 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor Datasheet
DSP56005UM 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP56005 24-Bit Digital Signal Processor User＇s Manual
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*