參數(shù)資料
型號(hào)： DS80C411-FNY+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 93/102頁(yè)
文件大?。?/td> 0K
描述： IC MCU 75MHZ 16MB HP 100-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 90
系列： 80C
核心處理器： 8051
芯體尺寸： 8-位
速度： 75MHz
連通性： 1 線，CAN，EBI/EMI，以太網(wǎng)，SIO，UART/USART
外圍設(shè)備： 電源故障復(fù)位，WDT
輸入/輸出數(shù)： 64
程序存儲(chǔ)器容量： 64KB（64K x 8）
程序存儲(chǔ)器類型： ROM
RAM 容量： 64K x 8
電壓 - 電源 (Vcc/Vdd)： 1.62 V ~ 3.6 V
振蕩器型： 外部
工作溫度： -40°C ~ 85°C
封裝/外殼： 100-LQFP
包裝： 托盤(pán)
DS80C410/DS80C411 Network Microcontrollers with Ethernet and CAN
90 of 102
Clock Control
All 1-Wire timing patterns are generated using a base clock of 1.0MHz. To create this base clock frequency for the
1-Wire bus master, the microcontroller system clock must be internally divided down. The clock divisor internal
register implements bits to control this clock division and generation. The prescaler bits (PRE1:PRE0) divide the
microcontroller system clock by 1, 3, 5, or 7 for settings of 00b, 01b, 10b, and 11b respectively. The divider bits
(DIV2:DIV0) control the circuitry, which then divides the prescaler output clock by 1, 2, 4, 8, 16, 32, 64, or 128. The
CLK_EN bit (bit 7 of the clock divisor register) enables or disables the clock generation circuitry. Setting CLK_EN to
a logic 1 enables the clock generation circuitry while clearing the bit disables the clock generation circuitry. The
clock divisor register must be configured properly before any 1-Wire communication can take place. Table 21
shows the proper selections for the PRE1:PRE0 and DIV2:DIV0 register bits for a given microcontroller system
clock. Note that the clock generation circuitry requires that the microcontroller system clock be between 3.2MHz
and 75MHz, preferably with 50% duty cycle.
Table 21. Clock Divisor Register Settings
SYSTEM CLOCK
FREQUENCY (MHz)
DIVIDER
RATIO
DIV2:DIV0
DIVIDE BITS
SELECTION
PRE1:PRE0
PRESCALER
BITS
SELECTION
MIN
MAX
4.0
< 5.0
4
010
4
00
1
5.0
< 6.0
5
000
1
10
5
6.0
< 7.0
6
001
2
01
3
7.0
< 8.0
7
000
1
11
7
8.0
< 10.0
8
011
8
00
1
10.0
< 12.0
10
001
2
10
5
12.0
< 14.0
12
010
4
01
3
14.0
< 16.0
14
001
2
11
7
16.0
< 20.0
16
100
16
00
1
20.0
< 24.0
20
010
4
10
5
24.0
< 28.0
24
011
8
01
3
28.0
< 32.0
28
010
4
11
7
32.0
< 40.0
32
101
32
00
1
40.0
< 48.0
40
011
8
10
5
48.0
< 56.0
48
100
16
01
3
56.0
< 64.0
56
011
8
11
7
64.0
75.0
64
110
64
00
1
Transmitting and Receiving Data
All data transmitted and received by the 1-Wire bus master passes through the transmit/receive data buffer
(internal register address xxxxx001b). The data buffer is double-buffered with separate transmit and receive
buffers. Writing to the data buffer connects the transmit buffer to the data bus while reading connects the receive
buffer to the data bus.
The data buffer combination for the transmit interface is composed of the transmit buffer and transmit shift register.
Each of these registers has a flag that can be used as an interrupt source. The transmit buffer empty (TBE) flag is
set when the transmit buffer is empty and ready to accept a new byte of data from the user. As soon as the data
byte is written into the transmit buffer, TBE is cleared. The transmit shift register empty (TEMT) flag is set when the
shift register has no data and is ready to load a new data byte from the transmit buffer. When a byte of data is
transferred into the transmit shift register, TEMT is cleared and TBE becomes set.
To send a byte of data on the 1-Wire bus, the user writes the desired data to the transmit buffer. The data is moved
to the transmit shift register, where it is shifted serially onto the 1-Wire bus, least significant bit first. When the
transmit shift register is empty, new data is transferred from the transmit buffer (if available) and the serial process
repeats. Note that the 1-Wire protocol requires a reset before any bus communication.
The data buffer combination for the receive interface is composed of the receive buffer and the receive shift
register. The receive registers can also generate interrupts. The receive shift register full (RSRF) flag is set at the
start of data being shifted into the register, and is cleared when the receive shift register is empty. The receive
buffer full (RBF) flag is set when data is transferred from the receive shift register into the receive buffer and is
cleared after the CPU reads the register. If RBF is set, and another byte of data is received in the receive shift
相關(guān)PDF資料
PDF描述
MS27468T17B55PA CONN RCPT 55POS JAM NUT W/PINS
DS87C520-MNL+ IC MCU EPROM/ROM 33MH IND 40-DIP
DS87C530-QCL+ IC MCU EPR/ROM W/RTC 33MZ 52PLCC
DS80C320-MCL+ IC MCU HI SPEED 33MHZ 40-DIP
MS27513E18B35S CONN RCPT 66POS BOX MNT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS80C411-FNY+ 功能描述:8位微控制器 -MCU Network MCU w/Ethernet & CAN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
DS80CH11 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:System Energy Manager
DS80CH11+E02 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers
DS80CH11-E02 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers
DS80E100 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*