- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11785 > DS80C411-FNY+ (Maxim Integrated Products)IC MCU 75MHZ 16MB HP 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | DS80C411-FNY+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 59/102頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 75MHZ 16MB HP 100-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | 80C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 75MHz |
| 連通性： | 1 線，CAN，EBI/EMI，以太網(wǎng)，SIO，UART/USART |
| 外圍設(shè)備： | 電源故障復(fù)位，WDT |
| 輸入/輸出數(shù)： | 64 |
| 程序存儲器容量： | 64KB（64K x 8） |
| 程序存儲器類型： | ROM |
| RAM 容量： | 64K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.62 V ~ 3.6 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
DS80C410/DS80C411 Network Microcontrollers with Ethernet and CAN
6 of 102
PARAMETER
SYMBOL
MIN
MAX
UNITS STRETCH VALUES
CST (MD2:0)
Data Float After RD (P3.7 or
PSEN
) High
tRHDZ
tCLCL - 5
ns
CST = 0
2tCLCL - 5
1≤ CST ≤ 3
6tCLCL - 5
4 ≤ CST ≤ 7
ALE Low to Valid Data In
tLLDV
2tCLCL + tCLCH - 19
ns
CST = 0
(4 x CST + 1) tCLCL - 19
1≤ CST ≤ 3
(4 x CST + 5) tCLCL - 19
4 ≤ CST ≤ 7
Port 0 Address to Valid Data
In
tAVDV0
3tCLCL - 19
ns
CST = 0
(4 x CST + 2)tCLCL - 19
1≤ CST ≤ 3
(4 x CST + 10)tCLCL - 20
4 ≤ CST ≤ 7
Port 2, 4, 6 Address, Port 4
CE, or Port 5 PCE to Valid
Data In
tAVDV2
3tCLCL + tCLCH - 22
ns
CST = 0
(4 x CST + 2)tCLCL + tCLCH -
22
1≤ CST ≤ 3
(4 x CST + 10)tCLCL + tCLCH -
22
4 ≤ CST ≤ 7
ALE Low to (RD or PSEN) or
WR
Low
tLLWL
tCLCH - 3
tCLCH + 6
ns
CST = 0
tCLCL - 3
tCLCL + 6
1 ≤ CST ≤ 3
5tCLCL - 3
5tCLCL + 6
4 ≤ CST ≤ 7
Port 0 Address to (RD or
PSEN
) or WR Low
tAVWL0
tCLCL – 6.5
ns
CST = 0
2tCLCL – 6.5
1 ≤ CST ≤ 3
10tCLCL – 7
4 ≤ CST ≤ 7
Port 2, 4 Address, Port 4 CE,
Port 5 PCE, to (RD or PSEN)
or WR Low
tAVWL2
tCLCL + tCLCH - 7
ns
CST = 0
2tCLCL + tCLCH - 7
1 ≤ CST ≤ 3
10tCLCL + tCLCH - 7
4 ≤ CST ≤ 7
Data Valid to WR Transition
tQVWX
0
ns
Data Hold After WR High
tWHQX
tCLCL - 5
ns
CST = 0
2CLCL - 8
1 ≤ CST ≤ 3
6tCLCL - 8
4 ≤ CST ≤ 7
RD
Low to Address Float
tRLAZ
(Note 2)
0≤ CST ≤ 7
(RD or PSEN) or WR High to
ALE
tWHLH
-2.5
6
ns
CST = 0
tCLCL – 2.5
tCLCL + 6
1 ≤ CST ≤ 3
5tCLCL – 2.5
5tCLCL + 6
4 ≤ CST ≤ 7
(RD or PSEN) or WR High to
Port 4 CE or Port 5 PCE
High
tWHLH2
tCHCL -5
tCHCL + 13
ns
CST = 0
tCLCL + tCHCL - 5
tCLCL + tCHCL + 13
1 ≤ CST ≤ 3
5tCLCL + tCHCL - 5
5tCLCL + tCHCL + 13
4 ≤ CST ≤ 7
Note 1:
AC electrical characteristics assume 50% duty cycle for the oscillator, oscillator frequency ≤ 75MHz, and are not 100% production
tested, but are guaranteed by design.
Note 2:
For a MOVX read operation, on the falling edge of ALE, Port 0 is held by a weak latch until overdriven by external memory.
Note 3:
All parameters apply to both commercial and industrial temperature operation, unless otherwise noted.
Note 4:
CST is the stretch cycle value as determined by the MD2, MD1, and MD0 bits of the CKCON register. tCLCL , tCLCH , tCHCL are time
periods associated with the internal system clock and are related to the external clock. See the System Clock Time Periods table.
Note 5:
All signals characterized with load capacitance of 80pF except Port 0, Port 2, ALE, PSEN, RD, and WR with 100pF. The following
signals, when configured for memory interface, are also characterized with 100pF loading: Port 4 (CE0-3, A16–A19), Port 5.4–5.7
(PCE0-3), Port 6.0–6.5 (CE4-7, A20, A21), Port 7 (demultiplexed mode A0–A7).
Note 6:
References to the XTAL, XTAL1 or CLK signal in the timing diagrams are to assist in determining the relative occurrence of events,
not for determining absolute signal timing with respect to the external clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27468T17B55PA | CONN RCPT 55POS JAM NUT W/PINS |
| DS87C520-MNL+ | IC MCU EPROM/ROM 33MH IND 40-DIP |
| DS87C530-QCL+ | IC MCU EPR/ROM W/RTC 33MZ 52PLCC |
| DS80C320-MCL+ | IC MCU HI SPEED 33MHZ 40-DIP |
| MS27513E18B35S | CONN RCPT 66POS BOX MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS80C411-FNY+ | 功能描述:8位微控制器 -MCU Network MCU w/Ethernet & CAN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| DS80CH11 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:System Energy Manager |
| DS80CH11+E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers |
| DS80CH11-E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers |
| DS80E100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。