參數(shù)資料
型號(hào)： DS28E04S-100
元件分類(lèi)： DRAM
英文描述： 4096-Bit Addressable 1-Wire EEPROM with PIO
中文描述： 4096位尋址1 - Wire EEPROM，帶有先鋒
文件頁(yè)數(shù)： 21/36頁(yè)
文件大小： 347K
代理商： DS28E04S-100
DS28E04-100: 4096-Bit 1-Wire Addressable EEPROM with PIO
21 of 36
PIO ACCESS WRITE [5Ah]
The PIO Access Write command is the only way to write to the PIO output-latch state register (address 0221h),
which controls the open-drain output transistors of the PIO channels. In an endless loop, this command first writes
new data to the PIO and then reads back the PIO status. The implicit read-after-write can be used by the master for
status verification. A PIO Access Write can be terminated at any time with a 1-Wire Reset. The state of the POL pin
does not affect this command.
After the command code, the master transmits a byte that determines the new state of the PIO output transistors.
The first (least significant) bit is associated to P0; the next bit affects P1. The other 6 bits of the new state byte do
not have corresponding PIO pins. These bits should always be transmitted as "1"s. To switch the output transistor
off (nonconducting) the corresponding bit value is 1. To switch the transistor on, that bit needs to be 0. This way the
data byte transmitted as the new PIO output state arrives in its true form at the PIO pins. To protect the
transmission against data errors, the master must repeat the new PIO byte in its inverted form. Only if the
transmission was error-free does the PIO status change. The actual PIO transition to the new state occurs with a
delay of t
REH
+ x from the rising edge of the MS bit of the inverted PIO byte, as shown in Figure 11. The value of "x"
is approximately 0.2μs. To inform the master about the successful change of the PIO status, the DS28E04-100
transmits a confirmation byte with the data pattern AAh. After the MS bit of the confirmation byte is transmitted, the
DS28E04-100 samples the status of the PIO pins, as shown in Figure 10, and sends it to the master. Depending on
the data the master can either continue writing more data to the PIO or issue a 1-Wire reset to end the command.
Figure 11. PIO Access Write Timing Diagram
Example - Old State = FEh, New state = FDh
IO
PIO
MS 2 bits of inverted
new-state byte
LS 2 bits of confir-
mation byte (AAh)
FEh
FDh
V
TH
t
REH
+x
PIO ACCESS PULSE [A5h]
As a convenient alternative to using PIO Access Write, the PIO Access Pulse command generates a self-timed
pulse on the selected PIO outputs. The polarity of the pulse is determined by the state of the POL pin. If POL = 1,
the pulse is negative (active low) and vice versa. The PIO Access Pulse command is accepted only if the device is
V
CC
powered.
After the command code the master transmits a selection mask that specifies the PIO at which the pulse is to be
generated. A PIO is selected if the corresponding bit in the selection mask is a "1". The first (least significant) bit is
associated to P0; the next bit affects P1. The other 6 bits of the selection mask do not have corresponding PIO
pins. These bits should always be transmitted as "1"s. To protect the transmission against data errors, the master
must repeat the selection mask in its inverted form. Only if the transmission was error-free does the pulse occur.
The pulse begins with a delay of t
REH
+ x from the rising edge of the MS bit of the inverted selection mask, as
shown in Figure 12. The value of "x" is approximately 0.2μs. To inform the master about the successful pulse
generation, the DS28E04-100 transmits a confirmation byte with the data pattern AAh. While the last bit of the
confirmation byte is transmitted, the DS28E04-100 samples the status of the PIO pins, as shown in Figure 10, and
sends it to the master. Now the master can issue a 1-Wire reset to exit the command flow. This does not terminate
the pulse on a PIO pin.
相關(guān)PDF資料
PDF描述
DS3151 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
DS3151N Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
DS3152 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
DS3152N Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
DS3153 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS28E04S-100/T 功能描述:電可擦除可編程只讀存儲(chǔ)器 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
DS28E04S-100+ 功能描述:電可擦除可編程只讀存儲(chǔ)器 4096-Bit Addressable 1-Wire 電可擦除可編程只讀存儲(chǔ)器 w/PIO RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
DS28E04S-100+T 功能描述:電可擦除可編程只讀存儲(chǔ)器 4096-Bit Addressable 1-Wire 電可擦除可編程只讀存儲(chǔ)器 w/PIO RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
DS28E04S-224-BB+T 制造商:Maxim Integrated Products 功能描述:- Tape and Reel
DS28E05P+ 功能描述:電可擦除可編程只讀存儲(chǔ)器 1W 1KB FTP MEMORY TSOC RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*