
DS21455/DS21458 Quad T1/E1/J1 Transceivers
111 of 270
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Transmit Channels 17 to 24 Code Insertion Control Bits (CH17 to CH24).
0 = do not insert data from the idle code array into the transmit data stream
1 = insert data from the idle code array into the transmit data stream
Register Name:
TCICE4
Register Description:
Transmit Channel Idle Code Enable Register 4
Register Address:
83h
Bit #
7
6
5
Name
CH32
CH31
CH30
Default
0
0
0
Bits 0 to 7/Transmit Channels 25 to 32 Code Insertion Control Bits (CH25 to CH32).
0 = do not insert data from the idle code array into the transmit data stream
1 = insert data from the idle code array into the transmit data stream
The receive-channel idle-code enable registers (RCICE1/2/3/4) are used to determine which of the 24 T1
or 32 E1 channels from the backplane to the T1 or E1 line should be overwritten with the code placed in
the per-channel code array.
Register Name:
RCICE1
Register Description:
Receive Channel Idle Code Enable Register 1
Register Address:
84h
Bit #
7
6
5
4
Name
CH8
CH7
CH6
CH5
Default
0
0
0
0
Bits 0 to 7/Receive Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8).
0 = do not insert data from the idle code array into the receive data stream
1 = insert data from the idle code array into the receive data stream
Register Name:
RCICE2
Register Description:
Receive Channel Idle Code Enable Register 2
Register Address:
85h
Bit #
7
6
5
4
Name
CH16
CH15
CH14
CH13
CH12
Default
0
0
0
0
Bits 0 to 7/Receive Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16).
0 = do not insert data from the idle code array into the receive data stream
1 = insert data from the idle code array into the receive data stream
TCICE3
Transmit Channel Idle Code Enable Register
3
82h
7
6
5
4
3
2
1
0
CH24
0
CH23
0
CH22
0
CH21
0
CH20
0
CH19
0
CH18
0
CH17
0
4
3
2
1
0
CH29
0
CH28
0
CH27
0
CH26
0
CH25
0
3
2
1
0
CH4
0
CH3
0
CH2
0
CH1
0
3
2
1
0
CH11
0
CH10
0
CH9
0
0