
DS21455/DS21458 Quad T1/E1/J1 Transceivers
110 of 270
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 5/Channel Pointer Address Bits (IAA0 to IAA5).
IAA0 is the LSB of the 5-bit Channel Code.
Bit 6/Global Transmit Idle Code (GTIC).
Setting this bit will cause all transmit idle codes to be set to the value written to
the PCICR register. When using this bit, the user must place any transmit address in the IAA0 through IAA5 bits (00h–1Fh).
This bit must be set = 0 for read operations.
Bit 7/Global Receive Idle Code (GRIC).
Setting this bit will cause all receive idle codes to be set to the value written to the
PCICR register. When using this bit, the user must place any receive address in the IAA0 through IAA5 bits (20h–3Fh). This
bit must be set = 0 for read operations.
Register Name:
PCICR
Register Description:
Per-Channel Idle Code
Register
Register Address:
7Fh
Bit #
7
6
5
4
Name
C7
C6
C5
C4
Default
0
0
0
0
Bits 0 to 7/Per-Channel Idle Code Bits (C0 to C7).
C0 is the LSB of the code (this bit is transmitted last).
The TCICE1/2/3/4 are used to determine which of the 24 T1 or 32 E1 channels from the backplane to the
T1 or E1 line should be overwritten with the code placed in the per-channel code array
.
Register Name:
TCICE1
Register Description:
Transmit Channel Idle Code Enable Register 1
Register Address:
80h
Bit #
7
6
5
4
Name
CH8
CH7
CH6
CH5
Default
0
0
0
0
Bits 0 to 7/Transmit Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8).
0 = do not insert data from the idle code array into the transmit data stream
1 = insert data from the idle code array into the transmit data stream
Register Name:
TCICE2
Register Description:
Transmit Channel Idle Code Enable Register
2
Register Address:
81h
Bit #
7
6
5
4
Name
CH16
CH15
CH14
CH13
CH12
Default
0
0
0
0
Bits 0 to 7/Transmit Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16).
0 = do not insert data from the idle code array into the transmit data stream
1 = insert data from the idle code array into the transmit data stream
IAAR
Idle Array Address Register
7Eh
7
6
5
4
3
2
1
0
GRIC
0
GTIC
0
IAA5
0
IAA4
0
IAA3
0
IAA2
0
IAA1
0
IAA0
0
3
C3
0
2
C2
0
1
C1
0
0
C0
0
3
2
1
0
CH4
0
CH3
0
CH2
0
CH1
0
3
2
1
0
CH11
0
CH10
0
CH9
0
0