DM9102A
Single Chip Fast Ethernet NIC controller
1=100BASE-TX Half Duplex supported by the link partner
0=100BASE-TX Half Duplex not supported by the link partner
5.6
10_FDX
0, RO
10BASE-T Full Duplex Support:
1=10BASE-T Full Duplex supported by the link partner 0=10BASE-T Full
Duplex not supported by the link partner
5.5
10_HDX
0, RO
10BASE-T Support:
1=10BASE-T Half Duplex supported by the link partner
0=10BASE-T Half Duplex not supported by the link partner
5.4-5.0
Selector
<00000>,
RO
Link partner’s binary encoded protocol selector
46
Final
Version: DM9102A-DS-F03
August 28, 2000
Protocol Selection Bits:
Auto-Negotiation Expansion Register (ANER) – 6
Bit
Name
Reserved
Default
0, RO
Description
6.15-6.5
Reserved:
Write as 0, ignore on read
0, RO/LH Local Device Parallel Detection Fault:
PDF=1: A fault detected via parallel detection function.
PDF=0: No fault detected via parallel detection function
0, RO
Link Partner Next Page Able:
LP_NP_ABLE=1: Link partner, next page available
LP_NP_ABLE=0: Link partner, no next page
0,RO/P
Local Device Next Page Able:
NP_ABLE=1: DM9102A, next page available
NP_ABLE=0: DM9102A, no next page
DM9102A does not support this function, so this bit is always 0.
0, RO/LH New Page Received:
A new link code word page received. This bit will be automatically
cleared when the register (Register 6) is read by management
0, RO
Link Partner Auto-negotiation Able:
A “1” in this bit indicates that the link partner supports Auto-negotiation.
6.4
PDF
6.3
LP_NP_ABLE
6.2
NP_ABLE
6.1
PAGE_RX
6.0
LP_AN_ABLE
DAVICOM Specified Configuration Register (DSCR) - 10h
Bit
Name
Reserved
F_LINK_100
Default
0, RO
0, RW
Description
16.15:16.8
16.7
Reserved
Force Good Link in 100Mbps:
0 = Normal 100Mbps operation
1 = Force 100Mbps good link status
This bit is useful for diagnostic purposes.
Reserved
Reset State Machine:
When writes 1 to this bit, all state machines of PHY will be reset. This bit is
self-clear after reset is completed.
MF Preamble Suppression Control:
MII frame preamble suppression control bit
1 = MF preamble suppression bit on
0 = MF preamble suppression bit off
16.6:16.4
16.3
Reserved
SMRST
0,RO
0,RW
16.2
MFPSC
0,RW