- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369679 > CYNSE70128 Network Processing PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70128 |
| 英文描述： | Network Processing |
| 中文描述： | 網(wǎng)絡(luò)處理 |
| 文件頁(yè)數(shù)： | 92/126頁(yè) |
| 文件大?。?/td> | 3302K |
| 代理商： | CYNSE70128 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)當(dāng)前第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
CYNSE70032
Document #: 38-02042 Rev. *E
Page 92 of 126
13.11
When search engines are cascaded using multiple CYNSE70032 devices, the SADR, CE_L, and WE_L (three-state signals) are
all tied together. To eliminate external pull-up and pull downs, one device in a bank is designated as the default driver. For
non-Search or non-Learn cycles (see Subsection 13.12, “Learn Command” on page 92) or Search cycles with a global miss, the
SADR, CE_L, and WE_L signals are driven by the device with the LRAM bit set. It is important that only one device in a bank of
cascaded search engines have this bit set. Failure to do so will cause contention on SADR, CE_L, and WE_L, and can potentially
cause damage to the device(s).
Similarly, when search engines using multiple CYNSE70032 devices are cascaded, SSF and SSV (also three-state signals) are
tied together. To eliminate external pull-up and pull downs, one device in a bank is designated as the default driver. For nonSearch
cycles or Search cycles with a global miss, the SSF and SSV signals are driven by the device with the LDEV bit set. It is important
that only one device in a bank of cascaded search engines have this bit set. Failure to do so will cause contention on SSV and
SSF and can potentially cause damage to the device(s).
LRAM and LDEV Description
13.12
Bit[0] of each 68-bit data location specifies whether an entry in the database is occupied. If all the entries in a device are occupied,
the device asserts FULO signal to inform the downstream devices that it is full. The result of this communication between
depth-cascaded devices determines the global FULL signal for the entire table. The FULL signal in the last device determines
the fullness of the depth-cascaded table.
The device contains sixteen pairs of internal, 68-bit-wide comparand registers that store the comparands as the device executes
searches. On a miss by the Search (signalled to ASIC through the SSV and SSF signals [SSV = 1, SSF = 0]), the host ASIC can
apply the Learn command to Learn the entry from a comparand register to the next-free location (see Subsection 9.3, “NFA
Register” on page 16). The NFA updates to the next-free location following each Write or Learn command.
In a depth-cascaded table, only a single device will Learn the entry through the application of a Learn instruction. The determi-
nation of the Learn device is based on the FULI and FULO signalling between the devices. The first non-full device learns the
entry by storing the contents of the specified comparand registers to the location(s) pointed to by NFA.
In a ×68-configured table the Learn command writes a single 68-bit location. In a ×136-configured table the Learn command
writes the next even and odd 68-bit locations. In 136-bit mode, bit[0] of the even and odd 68-bit locations is 0, indicating that they
are cascaded empty, or 1, which indicates that they are occupied.
The global FULL signal indicates to the table controller (the host ASIC) that all entries within a block are occupied and that no
more entries can be learned. The CYNSE70032 device updates the signal to a data array after each Write or Learn command.
Also using the NFA register as part of the SRAM address, the Learn command generates a Write cycle to the external SRAM
(see Section 15.0, “SRAM Addressing” on page 98).
The Learn command is supported on a single block containing up to eight devices if the table is configured as either a ×68 or a
×136. The Learn command is not supported for ×272-configured tables.
Learn is a pipelined operation and lasts for two CLK cycles where TLSZ = 00, as shown in
Figure 13-69
, and TLSZ = 01 as shown
in
Figure 13-70
and
Figure 13-71
.
Figure 13-70
and
Figure 13-71
assume that the device performing the Learn operation is not
the last device in the table and has its LRAM bit set to 0.
Note
. The OE_L for the device with the LRAM bit set goes high for two
cycles for each Learn (one during the SRAM Write cycle, and one during the cycle before it). The latency of the SRAM Write cycle
from the second cycle of the instruction is shown in
Table 13-25
.
Learn Command
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70256 | Network Processing |
| CZET101 | Clock Driver |
| CZEU101 | Quad Peripheral Driver |
| CZEZ101 | Triple Peripheral Driver |
| CZSP103 | Voltage Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70128-83BGC | 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays |
| CYNSE70128-83BGI | 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays |
| CYNSE70129HV-200BGC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70131-250BBC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70131A-250BBC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。