參數(shù)資料
型號(hào): CYNSE70128
英文描述: Network Processing
中文描述: 網(wǎng)絡(luò)處理
文件頁(yè)數(shù): 26/126頁(yè)
文件大?。?/td> 3302K
代理商: CYNSE70128
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
CYNSE70032
Document #: 38-02042 Rev. *E
Page 26 of 126
Table 13-1.
Search Latency from Instruction to SRAM Access Cycle
Number of Devices
1 (TLSZ = 00)
1–8 (TLSZ = 01)
1–31 (TLSZ = 10)
Search latency from command to SRAM access cycle is 4 for a single device in the table with TLSZ = 00. In addition, SSV and
SSF shift further to the right for different values of HLAT as specified in
Table 13-2
.
13.2
The hardware diagram of the Search subsystem of eight devices is shown in
Figure 13-4
. The following are the parameters
programmed into the eight devices.
First seven devices (devices 0–6): CFG = 00000000, TLSZ = 01, HLAT = 010, LRAM = 0, and LDEV = 0.
Eighth device (device 7): CFG = 00000000, TLSZ = 01, HLAT = 010, LRAM = 1, and LDEV = 1.
Note
.
All eight devices must be programmed with the same values for TLSZ and HLAT. Only the last device in the table (device
number 7 in this case) must be programmed with LRAM = 1 and LDEV = 1. All other upstream devices (devices 0 through 6 in
this case) must be programmed with LRAM = 0 and LDEV = 0.
Figure 13-5
shows the timing diagram for a Search command in the 68-bit-configured table of eight devices for device number 0.
Figure 13-6
shows the timing diagram for a Search command in the 68-bit-configured table of eight devices for device number 1.
Figure 13-7
shows the timing diagram for a Search command in the 68-bit-configured table of eight devices for device number 7
(the last device in this specific table). For these timing diagrams four 68-bit searches are performed sequentially. HIT/MISS
assumptions were made as shown below in
Table 13-3
.
68-bit Search on Tables Configured as ×68 Using up to Eight CYNSE70032 Devices
Max Table Size
16K × 68 bits
128K × 68 bits
496K × 68 bits
Latency in CLK Cycles
4
5
6
Table 13-2. Shift of SSF and SSV from SADR
HLAT
000
001
010
011
100
101
110
111
Number of CLK Cycles
0
1
2
3
4
5
6
7
Table 13-3. HIT/MISS Assumption
Search Number
Device 0
Device 1
Devices 2–6
Device 7
1
2
3
4
Hit
Miss
Miss
Miss
Miss
Hit
Miss
Miss
Hit
Hit
Miss
Hit
Miss
Miss
Miss
Hit
相關(guān)PDF資料
PDF描述
CYNSE70256 Network Processing
CZET101 Clock Driver
CZEU101 Quad Peripheral Driver
CZEZ101 Triple Peripheral Driver
CZSP103 Voltage Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70128-83BGC 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays
CYNSE70128-83BGI 制造商:Cypress Semiconductor 功能描述:NETWORK SEARCH ENGINE 388BGA - Trays
CYNSE70129HV-200BGC 制造商:Cypress Semiconductor 功能描述:
CYNSE70131-250BBC 制造商:Cypress Semiconductor 功能描述:
CYNSE70131A-250BBC 制造商:Cypress Semiconductor 功能描述: