參數(shù)資料
型號(hào)： CYDD04S18V18-167BBI
廠(chǎng)商： CYPRESS SEMICONDUCTOR CORP
元件分類(lèi)： SRAM
英文描述： 128K X 36 DUAL-PORT SRAM, 9 ns, PBGA256
封裝： 17 X 17 MM, 1 MM PITCH, MO-192, FBGA-256
文件頁(yè)數(shù)： 5/53頁(yè)
文件大?。?/td> 2422K
代理商： CYDD04S18V18-167BBI
FullFlex
Document #: 38-06072 Rev. *I
Page 13 of 53
Variable Impedance Matching (VIM)
Each port contains a Variable Impedance Matching circuit to
set the impedance of the I/O driver to match the impedance of
the on-board traces. The impedance is set for all outputs
except JTAG and is done on a per port basis. To take
advantage of the VIM feature, connect a calibrating resistor
(RQ) that is five times the value of the intended line impedance
from the ZQ pin to VSS. The output impedance is then
adjusted to account for drifts in supply voltage and temper-
ature every 1024 clock cycles. If a port’s clock is suspended,
the VIM circuit will retain its last setting until the clock is
restarted. On restart, it will then resume periodic adjustment.
In the case of a significant change in device temperature or
supply voltage, recalibration will happen every 1024 clock
cycles. A Master Reset will initialize the VIM circuitry. Table 6
shows the VIM parameters and Table 7 describes the VIM
operation modes.
In order to disable VIM, the ZQ pin must be connected to
VDDIO of the relative supply for the I/Os before a Master
Reset.
Address Counter and Mask Register Operations[1]
Each port of the FullFlex families contains a programmable
burst address counter. The burst counter contains four
registers: a counter register, a mask register, a mirror register,
and a busy address register.
The counter register contains the address used to access the
RAM array. It is changed only by the master reset (MRST),
Counter Reset, Counter Load, Retransmit, and Counter
Increment operations.
Table 4. tCCS Timing for All Operating Modes
Port A – Early Arriving Port Port B – Late Arriving Port
tCCS C/C Rise to Opposite C/C Rise Set-up Time
for Non-corrupt Data
Unit
Mode
Active Edge
Mode
Active Edge
SDR
C
SDR
C
tCYC(min) – 0.5
ns
SDR
C
DDR
C
tCYC(min) – 0.5
ns
DDR
C
SDR
C
0.55 * tCYC + tCYC(min) – 1
ns
DDR
C
DDR
C
0.55 * tCYC + tCYC(min) – 1
ns
Table 5. Deterministic Access Control Winning Port
Left Port
Right Port
Clock Timing
BUSYL
BUSYR
Description
Left Clock
Right Clock
Read
X
H
No Collision
Write
Read
>tCCS
0
H
Read OLD Data
0
>tCCS
H
Read NEW Data
<tCCS
0
H
Read OLD Data
H
L
Data Not Guaranteed
0
<tCCS
H
Read NEW Data
H
L
Data Not Guaranteed
Read
Write
>tCCS
0
H
Read NEW Data
0
>tCCS
H
Read OLD Data
<tCCS
0
H
Read NEW Data
L
H
Data Not Guaranteed
0
<tCCS
H
Read OLD Data
L
H
Data Not Guaranteed
Write
0
>–tCCS & <tCCS
L
Array Data Corrupted
0
>tCCS
L
H
Array Stores Right Port Data
>tCCS
0
H
L
Array Stores Left Port Data
Table 6. Variable Impedance Matching Parameters
Parameter
Min.
Max.
Unit
Tolerance
RQ Value
100
275
±2%
Output Impedance
20
55
±15%
Reset Time
N/A
1024
Cycles
N/A
Update Time
N/A
1024
Cycles
N/A
Table 7. Variable Impedance Matching Operation
RQ Connection
Output Configuration
100
–275 to
VSS
Output Driver Impedance = RQ/5 ± 15% at
Vout = VDDIO/2
ZQ to VDDIO
VIM Disabled. Rout < 20
at Vout =
VDDIO/2
相關(guān)PDF資料
PDF描述
CYDD09S36V18-200BBXC 128K X 72 DUAL-PORT SRAM, 7.2 ns, PBGA256
CMUI-67202AL-25 1K X 9 OTHER FIFO, 25 ns, PDSO28
CP20840CPGA299B-0C FPGA, 8400 GATES, CPGA299
CP20840PQFP160B-0C FPGA, 8400 GATES, PQFP160
CP20840PQFP208B-0C FPGA, 8400 GATES, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYDD04S18V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 128Kx36 90nm DDR COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S18V18-167BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 128Kx36 90nm DDR IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S18V18-200BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 128Kx36 90nm DDR COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S36V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm DDR COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S36V18-167BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm DDR IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*