參數(shù)資料
型號(hào): CYDD04S18V18-167BBI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: SRAM
英文描述: 128K X 36 DUAL-PORT SRAM, 9 ns, PBGA256
封裝: 17 X 17 MM, 1 MM PITCH, MO-192, FBGA-256
文件頁(yè)數(shù): 49/53頁(yè)
文件大?。?/td> 2422K
代理商: CYDD04S18V18-167BBI
FullFlex
Document #: 38-06072 Rev. *I
Page 53 of 53
*F
458129 SEE ECN
YDT
Changed ordering information with lead-free part numbers
Removed VC_SEL
Added I/O and core voltage adders
Removed references to bin drop for LVTTL/2.5V LVCMOS and 1.5V core modes
Updated Cin and Cout
Updated ICC, ISB1, ISB2 and ISB3 tables
Updated device widths information on first page
Updated busy address read back timing diagram
Added HTSL input waveform
Removed HSTL (AC) from DC tables
Added 484-ball 27mmx27mmx2.33mm PBGA package
*G
470037 SEE ECN
YDT
Changed VOL of 1.8V LVCMOS to 0.45V and VOH to VDDIO - 0.45V
Updated tRSF
VREF is left DNU when HSTL is not used
Changed LVTTL/LVCMOS adder for DDR
Formatted pin description table
Changed VDDIO pins for 36Mx36 and 36Mx18
Changed 36Mx72 JTAG IDCODE
*H
499993 SEE ECN
YDT
DLL Change, added Clock Input Cycle to Cycle Jitter
Modified DLL description
Changed Input Capaciance Table
Changed tCCS number
Added note 34
*I
627539 SEE ECN
QSL
change all NC to DNU
corrected switching waveform for (CQEN = High) from both Pipeline and
Flowthrough mode to only pipeline mode
Added note 17 to DDRON restriction
Modified Master Reset Description
Created a new table for flow-through mode only
changed note 29 description
Modified tSD, tHD, tSBE, tHBE, tCD, tDC, tCCQ, tCQHQV, tCQHQX, tCKHZ, and
tCKLZ timing parameter
Removed all instances of CYDD36S72V18
Document Title: FullFlex Synchronous DDR Dual-Port SRAM
Document Number: 38-06072
REV.
ECN NO.
Issue
Date
Orig. of
Change
Description of Change
相關(guān)PDF資料
PDF描述
CYDD09S36V18-200BBXC 128K X 72 DUAL-PORT SRAM, 7.2 ns, PBGA256
CMUI-67202AL-25 1K X 9 OTHER FIFO, 25 ns, PDSO28
CP20840CPGA299B-0C FPGA, 8400 GATES, CPGA299
CP20840PQFP160B-0C FPGA, 8400 GATES, PQFP160
CP20840PQFP208B-0C FPGA, 8400 GATES, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYDD04S18V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 128Kx36 90nm DDR COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S18V18-167BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 128Kx36 90nm DDR IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S18V18-200BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 128Kx36 90nm DDR COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S36V18-167BBXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm DDR COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CYDD04S36V18-167BBXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 4M Sync Dual Port 64Kx72 90nm DDR IND RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray