- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378513 > CY7C60123 (Cypress Semiconductor Corp.) Wireless enCoRe II Microcontroller(無線enCoRe II微控制器) PDF資料下載
參數(shù)資料
| 型號： | CY7C60123 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Wireless enCoRe II Microcontroller(無線enCoRe II微控制器) |
| 中文描述： | 的Wireless enCoRe II微控制器（無線enCoRe II還微控制器） |
| 文件頁數(shù)： | 51/62頁 |
| 文件大?。?/td> | 1276K |
| 代理商： | CY7C60123 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
CY7C601xx
CY7C602xx
Document 38-16016 Rev. *C
Page 51 of 62
Interrupt Mask Registers
The Interrupt Mask Registers (INT_MSKx) are used to enable
the individual interrupt sources’ ability to create pending inter-
rupts.
There are four Interrupt Mask Registers (INT_MSK0,
INT_MSK1, INT_MSK2, and INT_MSK3) which may be
referred to in general as INT_MSKx. If cleared, each bit in an
INT_MSKx register prevents a posted interrupt from becoming
a pending interrupt (input to the priority encoder). However, an
interrupt can still post even if its mask bit is zero. All INT_MSKx
bits are independent of all other INT_MSKx bits.
If an INT_MSKx bit is set, the interrupt source associated with
that mask bit may generate an interrupt that will become a
pending interrupt.
The Enable Software Interrupt (ENSWINT) bit in INT_MSK3[7]
determines the way an individual bit value written to an
INT_CLRx register is interpreted. When is cleared, writing 1's
to an INT_CLRx register has no effect. However, writing 0's to
an INT_CLRx register, when ENSWINT is cleared, will cause
the corresponding interrupt to clear. If the ENSWINT bit is set,
any 0's written to the INT_CLRx registers are ignored.
However, 1's written to an INT_CLRx register, while ENSWINT
is set, will cause an interrupt to post for the corresponding
interrupt.
Software interrupts can aid in debugging interrupt service
routines by eliminating the need to create system level inter-
actions that are sometimes necessary to create a hardware-
only interrupt.
Table 82. Interrupt Clear 1 (INT_CLR1) [0xDB] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
TCAP0
Prog Interval
Timer
1-ms Program-
mable Interrupt
Reserved
Read/Write
R/W
R/W
R/W
–
–
–
–
–
Default
0
0
0
0
0
0
0
0
When reading this register,
0 = There’s no posted interrupt for the corresponding hardware
1 = Posted interrupt for the corresponding hardware present
Writing a ‘0’ to the bits will clear the posted interrupts for the corresponding hardware. Writing a ‘1’ to the bits AND to the ENSWINT
(Bit 7 of the INT_MSK3 Register) will post the corresponding hardware interrupt.
Table 83.Interrupt Clear 2 (INT_CLR2) [0xDC] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Reserved
GPIO Port 4
GPIO Port 3
GPIO Port 2
Reserved
INT2
16-bit Counter
Wrap
TCAP1
Read/Write
–
R/W
R/W
R/W
–
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
When reading this register,
0 = There’s no posted interrupt for the corresponding hardware
1 = Posted interrupt for the corresponding hardware present
Writing a ‘0’ to the bits will clear the posted interrupts for the corresponding hardware. Writing a ‘1’ to the bits AND to the ENSWINT
(Bit 7 of the INT_MSK3 Register) will post the corresponding hardware interrupt.
Table 84.Interrupt Mask 3 (INT_MSK3) [0xDE] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
ENSWINT
Reserved
Read/Write
R
–
–
–
–
–
–
–
Default
0
0
0
0
0
0
0
0
Bit 7:
Enable Software Interrupt (ENSWINT)
0= Disable. Writing 0's to an INT_CLRx register, when ENSWINT is cleared, will cause the corresponding interrupt to clear.
1= Enable. Writing 1's to an INT_CLRx register, when ENSWINT is set, will cause the corresponding interrupt to post.
Bit [6:0]:
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C60223 | Wireless enCoRe II Microcontroller(無線enCoRe II微控制器) |
| CY7C60333 | enCoRe III Low Voltage(enCoRe III低電壓) |
| CY7C60323 | enCoRe III Low Voltage(enCoRe III低電壓) |
| CY7C63001C | Universal Serial Bus Microcontroller(通用串行總線微控制器) |
| CY7C63231-PC | enCoRe USB Low-speed USB Peripheral Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C60123-3X14C | 制造商:Cypress Semiconductor 功能描述:CY7C60123-3X14C - Bulk 制造商:Cypress Semiconductor 功能描述:USB |
| CY7C60123-3XWC | 制造商:Cypress Semiconductor 功能描述:USB - Bulk |
| CY7C60123-PVXC | 功能描述:8位微控制器 -MCU 8K Flash 256byte RAM 48 COM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| CY7C60123-PVXCKJ | 制造商:Cypress Semiconductor 功能描述: |
| CY7C60123-PXC | 功能描述:8位微控制器 -MCU 8K Flash 256byte RAM 48 COM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。