參數(shù)資料
型號: CY7C1916BV18
廠商: Cypress Semiconductor Corp.
英文描述: 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM)
中文描述: 18兆位的DDR - II SRAM的2字突發(fā)架構(gòu)(2字突發(fā)結(jié)構(gòu),18 -兆位的DDR - II SRAM的)
文件頁數(shù): 17/28頁
文件大小: 469K
代理商: CY7C1916BV18
CY7C1316BV18
CY7C1916BV18
CY7C1318BV18
CY7C1320BV18
Document Number: 38-05621 Rev. *C
Page 17 of 28
Identification Register Definitions
Instruction
Field
Revision
Number (31:29)
Cypress Device
ID (28:12)
Cypress JEDEC
ID (11:1)
Value
Description
Version number.
CY7C1316BV18
000
CY7C1916BV18
000
CY7C1318BV18
000
CY7C1320BV18
000
11010100010000101
11010100010001101
11010100010010101 11010100010100101 Defines the type
of SRAM.
Allows unique
identification of
SRAM vendor.
Indicate the
presence of an
ID register.
00000110100
00000110100
00000110100
00000110100
ID Register
Presence (0)
1
1
1
1
Scan Register Sizes
Register Name
Instruction
Bypass
ID
Boundary Scan
Bit Size
3
1
32
107
Instruction Codes
Instruction
EXTEST
IDCODE
Code
000
001
Description
Captures the Input/Output ring contents.
Loads the ID register with the vendor ID code and places the register between TDI and TDO.
This operation does not affect SRAM operation.
Captures the Input/Output contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM output drivers to a High-Z state.
Do Not Use: This instruction is reserved for future use.
Captures the Input/Output ring contents. Places the boundary scan register between TDI and
TDO. Does not affect the SRAM operation.
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operation.
SAMPLE Z
010
RESERVED
SAMPLE/PRELOAD
011
100
RESERVED
RESERVED
BYPASS
101
110
111
相關(guān)PDF資料
PDF描述
CY7C1320BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM)
CY7C1316BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM)
CY7C1318BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture(2字Burst結(jié)構(gòu),18-Mbit DDR-II SRAM)
CY7C192 64K x 4 Static RAM with Separate I/O(帶獨立的輸入/輸出口的64K x 4靜態(tài) RAM)
CY7C194B 256 Kb (64K x 4) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C192-15VCT 制造商:Cypress Semiconductor 功能描述:
CY7C192-15VXC 功能描述:靜態(tài)隨機存取存儲器 64Kx4 SEP IO 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C192-15VXCT 功能描述:靜態(tài)隨機存取存儲器 64Kx4 SEP IO 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C192-25DMB 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 5V 256K-Bit 64K x 4-Bit 25ns 28-Pin CDIP
CY7C192-35VC 制造商:Cypress Semiconductor 功能描述: